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ABSTRACT
An Analog Decoder for Turbo-Structured Low-Density Parity-Check Codes
Ali Reza Rabbani Abolfazli, Ph.D.
Concordia University, 2012
In this work, we consider a class of structured regular LDPC codes, called Turbo-
Structured LDPC (TS-LDPC). TS-LDPC codes outperform random LDPC codes
and have much lower error ﬂoor at high Signal-to-Noise Ratio (SNR). In this thesis,
Min-Sum (MS) algorithms are adopted in the decoding of TS-LDPC codes due to
their low complexity in the implementation. We show that the error performance of
the MS-based TS-LDPC decoder is comparable with the Sum-Product (SP) based
decoder and the error ﬂoor property of TS-LDPC codes is preserved.
The TS-LDPC decoding algorithms can be performed by analog or digital cir-
cuitry. Analog decoders are preferred in many communication systems due to their
potential for higher speed, lower power dissipation and smaller chip area compared
to their digital counterparts. In this work, implementation of the (120, 75) MS-based
TS-LDPC analog decoder is considered.
The decoder chip consists of an analog decoder heart, digital input and digital
output blocks. These digital blocks are required to deliver the received signal to the
analog decoder heart and transfer the estimated codewords to the oﬀ-chip module.
The analog decoder heart is an analog processor performing decoding on the Tanner
graph of the code. Variable and check nodes are the main building blocks of analog
decoder which are designed and evaluated. The check node is the most complicated
iii
unit in MS-based decoders. The minimizer circuit, the fundamental block of a check
node, is designed to have a good trade-oﬀ between speed and accuracy. In addition,
the structure of a high degree minimizer is proposed considering the accuracy, speed,
power consumption and robustness against mismatch of the check node unit.
The measurement results demonstrate that the error performance of the chip
is comparable with theory. The SNR loss at Bit-Error-Rate of 10−5 is only 0.2dB
compared to the theory while information throughput is 750Mb/s and the energy
eﬃciency of the decoder chip is 17pJ/b. It is shown that the proposed decoder out-
performs the analog decoders that have been fabricated to date in the sense of error
performance, throughput and energy eﬃciency. This decoder is the ﬁrst analog de-
coder that has ever been implemented in a sub 100-nm technology and it improves
the throughput of analog decoders by a factor of 56. This decoder sets a new state-
of-the-art in analog decoding.
iv
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In today’s life style, portable communication devices are becoming a non-separable
part of a day to day life. As of today, there are six billion cellular phone registered
customers [1]. Communication giants compete constantly to control the market by
introducing smaller, lighter and faster devices which have several capabilities. In-
crease in the quantity of devices raises the expectation of the quality of service. The
demand for high speed and more reliable communication systems is increasing every
day. There are diﬀerent communication modules that contribute to a higher quality
of voice and data transmission.
Each communication system consists of two basic blocks: transmitter and re-
ceiver. The transmitter’s task is to convert information bits to signals that can be
transmitted over the channel. The receiver recovers the information bits with the
lowest possible probability of error. To minimize the number of errors at the out-
put of the receiver and consequently having more reliable communication over noisy
channels, error control codes are introduced. The presence of an error control code
in a communication system implies that an encoder and a decoder should be utilized
1
at the transmitter and receiver sides, respectively.
Increasing demand for using wireless communication systems and expecting good
quality of service have shifted researchers to focus towards designing more eﬃcient
codes with less complexity. One of the most promising channel codes is called a
Low-Density Parity Check (LDPC) code. Using this type of code in communication
systems, the Shannon limit [2] (maximum coding eﬃciency) can be approached.
1.1 Literature Survey and Motivations
Low-Density Parity Check codes are a class of linear block codes that have sparse
parity check matrices (H) . LDPC codes were ﬁrst introduced by Gallager in his
thesis in 1962 [3]. For almost 30 years, LDPC codes were forgotten due to their
high decoding complexity. In the 1990s, with the advance of Application-Speciﬁc
Integrated Circuit (ASIC) technology these LDPC codes became attractive and were
rediscovered by Mackay [4]. Afterwards, LDPC codes have been studied vastly due
to their linear decoding complexity and superior error performance. It has been
shown that the Bit Error Rate (BER) performance of LDPC codes using iterative
decoding algorithms is near the Shannon limit [5]. LDPC codes have been adopted
in the latest communication and storage systems. LDPC code applications include
but are not limited to, Digital Video Broadcasting satellite (DVB-S2 and DVB-T2)
[6,7], 10Gigabit Ethernet (10GBASE-T) [8], broadband wireless access (WiMax) [9],
wireless local area network (WiFi) [10], deep-space communications [11] and magnetic
storage in hard disk drives [12].
The graphical representation of LDPC codes using bipartite graphs is known as
Tanner graph and was introduced by Tanner [13] in 1980s. Tanner graph is a great
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approach to understand the behaviour of the iterative decoding of LDPC codes. The
Tanner graph associated with the parity check matrix is comprised of two disjoint sets
of nodes, known as variable nodes and check nodes, corresponding to the columns and
rows of theHmatrix, respectively. Variable nodes are connected to parity check nodes
through the edges. The connection structure is deﬁned by the parity check matrix.
Each variable node represents a coded bit and each check node represents a parity
check equation. The girth of a LDPC code is deﬁned as the length of the shortest
cycle in the associated Tanner graph.
There are many diﬀerent ways for constructing parity check matrices and design-
ing LDPC codes. These methods are generally deﬁned as random and structured
construction. Structured codes are more interesting due to their regularity. In this
thesis, we consider a class of structured regular LDPC codes, called Turbo-structured
LDPC (TS-LDPC) codes [14, 15]. TS-LDPC codes can be designed with any arbi-
trarily chosen column weight, row weight and girth. There are many advantages of
TS-LDPC codes as compared with other kinds of LDPC codes. The most impor-
tant advantage of TS-LDPC codes is that they can be designed to have a large girth
(shortest cycle) which is a crucial parameter in designing LDPC codes. Since the de-
pendencies of the messages that are propagating through the graph are introduced by
cycles, iterative decoding algorithms are optimal when the Tanner graph is cycle-free
(inﬁnite girth). Hence, iterative decoding algorithms are sub-optimal in the presence
of cycles. Increasing the length of the shortest cycle (girth) in a graph improves the
eﬀectiveness of the iterative decoding. Thus, TS-LDPC codes with inherently large
girths would enjoy a more eﬃcient iterative decoding compared to other LDPC codes.
In addition, large girth guarantees large minimum Hamming distance (dmin) of the
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code, resulting in lower error ﬂoor for TS-LDPC codes at high Signal-to-Noise Ratio
(SNR) [13]. Moreover, the Parity check matrix of TS-LDPC codes can be constructed
from a much smaller shift matrix S. The simulation results show that TS-LDPC codes
outperform the randomly generated LDPC codes at high SNR and have much lower
error ﬂoor [14,15]. Therefore, a TS-LDPC code is a good candidate to be adopted in
most communication applications.
Iterative decoding algorithms can be used in decoding TS-LDPC codes. There
are a number of iterative decoding algorithms with diﬀerent trade oﬀs between the
complexity and error performance. Iterative decoding algorithms are performed by
iteratively exchanging messages between check nodes and variable nodes bidirection-
ally through the edges. Depending on the decoding algorithm and type of messages,
speciﬁc computations have to be executed in the check nodes and variable nodes
of the Tanner graph. There are two types of iterative decoding algorithms: hard
decision and soft decision. Hard decision algorithms deal with 0s and 1s. The advan-
tage of hard decision iterative algorithms is their low complexity which makes them
attractive for high data rate communication applications by trading oﬀ the error per-
formance. Two major hard decision algorithms are Majority decoding algorithm [16]
and Gallager algorithm [3].
The performance of soft decision algorithms is better than the hard decision algo-
rithms but they have higher complexity. The Sum-Product (SP) or Belief Propagation
(BP) algorithm is the best performing decoding algorithm while its implementation
complexity is high [3, 17]. Another algorithm with nearly the same performance but
less complexity is known as the Min-Sum (MS) algorithm [13,18–23].
Generally, decoders have been implemented by digital Very Large Scale integration
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(VLSI) circuits. The fundamental factors in implementing channel decoders are in-
cluding but not limited to speed, power consumption and chip area. Digital decoders
can be implemented serially or in parallel. In serially implemented decoders each
bit of information is processed serially based on the decoding procedure. Therefore,
these types of decoders cannot provide the required throughput for today’s high-
speed communication standards. High speed decoding is achievable using parallel
implementation of decoders. However, large parallel implementations of decoders re-
sult in larger chip area, higher complexity of the wiring and consequently increase the
fabrication cost. In addition, decoders based on iterative decoding algorithms such
as, Turbo and LDPC decoders, are very complex.
To resolve the complexity issue some researches have considered decoding of these
codes using analog circuits. Recently, implementation of analog decoders has been
targeted as a research direction by many VLSI research groups [24–32]. Potentially,
complex computations can be performed by simple analog circuits. Moreover, soft-
decision digital decoders require Analog-to-Digital Converters (ADC) with multi-bit
resolution. Analog decoders can directly process analog channel samples, eliminating
these ADCs, replacing them with 1-bit ADCs at the output of the decoder. Therefore,
analog decoders potentially enjoy higher speed, lower power dissipation and smaller
chip area compared to their digital counterpart.
For instance, most of iterative decoding algorithms such as SP use multiplication
as a basic block. However implementing SP algorithm in log domain eliminates the
use of multiplication block. Multiplication can be done easily using non-linear analog
circuits. These circuits are biased in weak inversion region where the transistor is
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almost oﬀ, therefore the transistor current is small. This leads to lower power con-
sumption. On the other hand, biasing a transistor in weak inversion results in lower
speed. To increase the speed the power should be raised which results in increasing
the power consumption. Therefore, there are numbers of challenges in the design of
analog decoders.
The ﬁrst analog decoders were designed to perform the Viterbi decoding algorithm
[33,34]. The designed analog Viterbi decoders outperformed the digital ones by a wide
margin [35,36]. Afterwards analog decoders using iterative decoding algorithms such
as, Turbo codes, LDPC codes and Block Product codes were proposed [37–39]. Some
of the proposed analog decoders have been designed and implemented. The ﬁrst
fabricated chip was reported in 1999 by Lustenberger et. al. [40].
Analog decoders are suitable for the decoding algorithms using iterative schemes
such as SP and MS algorithms. However, MS algorithms are preferable since biasing
transistors to operate in either strong or moderate inversion is less complex than
biasing in weak inversion [21, 28,41].
In [28], Hemati has designed and implemented a short length LDPC analog de-
coder based on MS algorithm. This is the only MS-based analog LDPC decoder chip
that has been implemented. It is shown that the implemented chip under-performs
the theory by roughly 2dB of Eb
No
at 10−5. The BER was measured while the through-
put of the decoder is 6 Mb/s. It should be noted that the reported throughput is
calculated based on the settling time.
In practical wireless communication systems depending on the application, BER
of 10−5 to 10−7 is of interest. Given the BER shape in [28], the penalty would be more
than 2dB as BER tends towards 10−7. Therefore, an energy eﬃcient analog decoder
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which achieves the promising error performance needs to be designed and fabricated.
1.2 Research Objectives and Contributions
The main objective of this thesis is to implement and fabricate the best-in-class analog
decoder. The proposed analog decoder is one of the longest length decoders and
outperforms all analog decoders in the sense of error performance, energy eﬃciency,
throughput and die area. In this work, TS-LDPC codes are considered due to their
superior error performance at high SNR and especially lower error ﬂoor which makes
them attractive for communication standards. The Min-Sum algorithm is utilized
in TS-LDPC decoder context to reduce the complexity of the decoder. To show
the scalability of analog decoders the code length of 120 is considered. An analog
decoder chip is designed and fabricated. The measurement results are presented and
compared to the analog and digital decoders. Contributions are detailed in point
form as follows:
• TS-LDPC codes are selected as a candidate of analog decoder due to their supe-
rior error performance and structural design compared to randomly generated
LDPC codes.
• A number of TS-LDPC codes with diﬀerent girths and code rates have been
designed. For code rate of 1
4
, (28,7), (172,43), and (1036,259) TS-LDPC codes
are designed corresponding to girths of 6, 8 and 10, respectively. Moreover,
(120,75) TS-LDPC code with code rate of 5
8
is designed and implemented.
• To reduce the complexity of the decoder, for the ﬁrst time the Min-Sum algo-
rithm is adopted as the iterative decoding algorithm for TS-LDPC codes. The
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error performance of MS-based TS-LDPC decoder is evaluated and compared
to the decoder using the SP algorithm. It is shown that the error performance
of the MS-based decoder is comparable with the SP-based decoder with less
complexity.
• The Min-Sum algorithm suitability for the TS-LDPC analog decoders is studied.
The TS-LDPC analog decoder is simulated by adding analog impairments to the
digital decoder (simulation). It is shown that the MS-based TS-LDPC analog
decoder is fairly robust against introduced analog impairments.
• The top level architecture of the Min-Sum based (120,75) TS-LDPC analog
decoder chip is proposed. The discussed decoder consists of three main building
blocks: input-stage, analog-decoder and output-stage.
• A minimizer circuit is selected and modiﬁed to be used in the check node struc-
ture. The accuracy, speed and matching property of the minimizer are consid-
ered. The structure of a high degree minimizer is studied. Using the minimizer
circuit, the check node architecture and circuit is introduced and evaluated.
• Based on the Tanner graph of (120,75) TS-LDPC code and variable and check
node structures, analog decoder performing Min-Sum algorithm is proposed,
implemented and tested.
• This analog decoder is the ﬁst analog decoder that is successfully implemented
in sub 100-nm technology.
• The measurement shows that the proposed analog decoder has the highest
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throughput and the most energy eﬃciency compared to previous analog de-
coders. This decoder narrows the gap between the analog and digital decoders.
This analog decoder sets a new state-of-the-art in analog decoding.
1.3 Thesis Organization
The organization of this thesis is as follows. In Chapter 2, the necessary background
for LDPC codes including characteristics, representations, encoding and decoding is
presented. In Chapter 3 the Sum-Product algorithm is explained in Log-Likelihood-
Radio(LLR) and probability domain representations. In this chapter, the necessary
background required to design the SP algorithm modules is discussed as well.
In Chapter 4, TS-LDPC codes are presented and various TS-LDPC codes are
designed. The Min-Sum algorithms are adopted as the TS-LDPC iterative decoding
algorithm. The error performance of TS-LDPC codes decoded utilizing MS algorithms
is evaluated for the ﬁrst time.
Chapter 5 is focused on implementation issues of the MS based TS-LDPC de-
coder. In this chapter the sensitivity of the TS-LDPC analog decoder to some analog
impairments such as mismatch, noise and oﬀset current is illustrated. Moreover, the
tolerability margin of the decoder with respect to each analog impairment is tested.
In Chapter 6, the architecture of the (120,75) TS-LDPC MS-based analog decoder
is proposed. The required input and output modules are designed and implemented.
Chapter 7 describes the analog heart of the decoder. The architecture and circuit
level design of the variable node and the check node are recommended. Based on the
Tanner graph of the (120,75) TS-LDPC code, the analog decoder is designed.
The fabricated analog decoder chip is tested and the measurement results are
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summarized in Chapter 8. In this chapter, the proposed analog decoder is compared
with the most recent analog and digital decoders. Finally, in Chapter 9 the conclusion




In this chapter the necessary background for LDPC codes is presented. In the fol-
lowing the characteristics, representation, encoding and decoding methods of LDPC
codes will be discussed.
The organization of this chapter is as follows. In Section 2.1 the characteristics
of LDPC codes are reviewed. Block and convolutional, binary and non-binary and
regular LDPC codes are discussed. In Section 2.2, Matrix and Tanner graph repre-
sentations of an LDPC code are illustrated. Two main structures of LDPC codes,
random and structured construction, are explained in Section 2.3. Encoding of LDPC
codes is discussed in Section 2.4 and systematic encoding is explained as well. Section
2.5.1 explains the decoding of LDPC codes. Iterative decoding of LDPC codes are
discussed in 2.5.1.
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2.1 Characteristic of LDPC Codes
Low-Density Parity-Check Codes (LDPC) are a class of linear block codes. One of
the advantages of LDPC codes compared to other classes of linear block codes is the
sparseness of their parity check matrix. This means that their parity check matrix
has a small number of non-zero elements. Another attractive feature of LDPC codes
is their eﬃcient iterative decoding. The performance of LDPC codes is very close to
the Shannon limit [2] when iterative decoding is used. It has been shown that the
performance of a rate R = 1
2
LDPC code with a block length of 107 bits at BER of
10−6 is within 0.04 dB of the Shannon limit for binary input Additive White Gaussian
Noise (AWGN) channel [42]. Also it has been suggested that optimal LDPC codes
under sum-product decoding for AWGN channels may approach the Shannon limit
asymptotically as the block length tends to inﬁnity [42].
The complexity of iterative decoding depends on the number of non-zero elements
in the parity check matrix which creates the connection between check nodes and
variable nodes. The complexity of iterative decoding is low for LDPC codes since
they have a sparse parity check matrix. Some important characteristics of LDPC
codes are explained in following sections.
2.1.1 Block and Convolutional LDPC Codes
LDPC block codes have attracted many researchers due to their great performance
that approaches to the Shannon limit and their relatively simple iterative decoding
structure. Another category of LDPC codes are Low-density parity-check convolu-
tional codes. LDPC convolutional codes have been proposed by Felstrom and Zigan-
girov in the late 1990s [43]. LDPC convolutional codes have also very good error
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performance and their decoding algorithms are similar to LDPC block codes. The
main advantage of LDPC convolutional codes compared to the block codes is the abil-
ity to work with an arbitrary length of information bits without any need to break
them into blocks. A single LDPC convolutional code can be employed to construct a
family of codes of varying frame length. This is an advantage in terms of ﬂexibility
compared to LDPC block codes, where a new code must be constructed each time
a new transmission frame length is required. Otherwise the transmitter divides the
data packets into blocks, if block codes are employed. In this work, LDPC block
codes are considered due to their employment in the communication standards and
simpler iterative decoding procedure.
2.1.2 Binary and Non-binary LDPC Codes
A great deal research has been done on LDPC codes over Galois ﬁelds GF (2) (binary
LDPC codes), however they can be extended to GF (q) by considering the non-zero
weights over GF (q), forming the parity-check matrix [44]. It has been shown that
especially for moderate code length, LDPC codes over GF (q) have a better error per-
formance [45]. However the higher performance is gained at the expense of increased
decoding complexity.
In this work, binary LDPC codes are considered where the elements of the parity
check matrix are either 0 or 1. An (N, j, k) LDPC code is a block code where N is
the length of the block, j and k are the numbers of ones in each row and in each
column of the parity check matrix H, respectively. This code can be presented using
block code notation as an (N,K) LDPC code. The rate of the code R = K
N
where
K is the length of information bits and N is the codeword length. This means that
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Figure 2.1: (8, 2, 4) Regular Parity-Check Matrix
(N −K) redundant bits have been added to the message to determine and possibly
correct the errors.
2.1.3 Regular and Irregular LDPC Codes
LDPC codes can be categorized in two groups, regular and irregular. An LDPC code
is called regular if all the columns of the parity check matrix have the same number
of ones and all the rows have the same number of ones as well. Fig. 2.1 shows a
sample regular parity check matrix.
The number of ones in each column is called the degree of the column or the
degree of variable nodes denoted by dv. In the same way the number of ones in each
row is called the degree of the row or the degree of check nodes represented by dc.
For the regular LDPC codes N · dv = M · dc where N is the number of columns and
M = N − K is the number of rows in the parity check matrix. In regular LDPC
codes degrees of all variable nodes are the same dv = j as well as degrees of all check
nodes dc = k.
LDPC codes are called irregular if the number of ones in each column or row
are not constant. An irregular LDPC code cannot be represented by the degree
parameters dv = j and dc = k.







The parity check matrix of a regular (8, 2, 4) LDPC code is shown in Fig. 2.1. For
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this speciﬁc LDPC code, the block length N = 8, the degree of columns dv = 2 and




2.2 Representations of LDPC Codes
For each matrix representation of an LDPC code, there is a corresponding graphical
representation. Considering the graph of an LDPC code, the element hij of the
M × N parity check matrix is 1 if and only if the ith check node is connected to
the jth variable node in the graph. In the same way, a graph between N variable
nodes (messages) andM check nodes (parity checks) can be obtained using theM×N
parity check matrixH. A connection is assigned between any check node and variable
node of the graph that has entry 1 in the parity-check matrix. The graph obtained
using the parity check matrix is a bipartite graph. A bipartite graph is a special
graph where the set of vertices can be divided into two disjoint sets V and C such
that every edge has one end-point in V and one end-point in C and no edge exists
between vertices at the same set. The graphical representation of the LDPC codes
is known as a Tanner graph and was introduced in 1980s by Tanner [13]. In the
following, two fundamental these ways for representing LDPC codes are reviewed in
more detail.
2.2.1 Matrix Representations of LDPC Codes
Since LDPC codes form a special class of linear block codes, they follow all of the
deﬁnitions of block codes which already exist [46]. K bits of the message vector
m = m1,m2, ...,mk is mapped to N bits of the codeword c = c1, c2, ..., cn as follows,
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c1 = m1g1,1 +m2g1,2 + ...+mKg1,K
... =
...
cN = m1gN,1 +m2gN,2 + ...+mKgN,K
(2.1)
where + is GF(2) summation.
Equation 2.1 can be presented in matrix form as,





g1,1 . . . g1,K
. . .
. . . . . .
gN,1 . . . gN,K
⎤
⎥⎥⎥⎥⎦ . (2.3)
G is a K × N full rank matrix which is called the generator matrix. The (N −
K)×N parity check matrix H can be obtained from the G matrix, using
GHT = 0. (2.4)
This implies that any row of H is orthogonal to all rows of G. Using equations 2.2
and 2.4,
cHT = (mG)HT = m(GHT ) = m0 = 0. (2.5)
Based on equation 2.5, the parity-check matrix H can be designed based on the
16
Figure 2.2: Representations of a (8, 2, 4) regular LDPC code
degree distribution of the nodes (degree of columns and rows).
2.2.2 Graphical Representations of LDPC Codes
The Tanner graph (TG) of an LDPC code is equivalent to the trellis for a convolu-
tional code. In the same way it provides us with a better idea about the structure
of the decoding algorithm and gives a complete representation of the code. Tanner
graphs of LDPC codes are bipartite graphs, hence there is no connection or edge be-
tween any two nodes of the same set and the edges only connect two nodes of diﬀerent
sets. There are two types of nodes in a Tanner graph, called variable nodes and check
nodes. Number of check nodes and variable nodes are equal to the number of rows
(M) and columns (N) of the H matrix, respectively.
As an illustrative example an (8,2,4) LDPC code is considered in Fig. 2.2. This
ﬁgure shows two types of representation of an LDPC code. In Fig. 2.2(b) the Tanner
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graph is represented while variable nodes are shown by circles and check nodes by
squares. The connections are based on the 0s and 1s in the parity check matrix.
Variable node vi, i = 1, ..., N is connected to check node cj, j = 1, ...,M = N −K, if
and only if element hij in the H matrix has the value of 1.
Fig. 2.2(b) shows that there are M = N −K = 4 check nodes and N = 8 variable
nodes. On the other hand as shown in Fig. 2.2(a), M = 4 rows of H represent
the 4 check nodes and N = 8 columns of H represent the 8 variable nodes of the
Tanner graph. As an example, c1 is connected to v2, v4, v5 and v8 in the graph while
in the ﬁrst row of the corresponding H matrix h12, h14, h15 and h18 are equal to 1 and
h11 = h13 = h16 = h17 = 0. The Tanner graph in 2.2(b) is regular and 2 edges are
connected to each variable node, which implies that the degree of variable nodes is
2. Each check node is connected through 4 edges and holds degree of 4. In the H
matrix of Fig. 2.2(a), the degree of columns is 2 and the degree of rows is 4.
One of the important characteristics of a Tanner graph is its cycle length. A cycle
of length t in a Tanner graph is a path comprising of t edges which starts from one
node and ends in the very same node. In Fig. 2.2(b) a cycle of length of 4 is speciﬁed
with bold solid lines. The girth of a Tanner graph is deﬁned as the shortest cycle
of the graph. Therefore, the girth of the Tanner graph in Fig. 2.2 is 4. The cycles
present themselves in an H matrix with ones on the corners of polygons. The shape
of polygon depends on the length of the cycle. For example a cycle with length of 4
manifests itself as 4 ones on the corners of a rectangular. Presence of cycles degrades
the performance of iterative decoding algorithms used for LDPC codes. Iterative
decoding procedure of LDPC codes is optimal when a cycle-free graph is used (graph
with the shortest cycle of inﬁnite length) [13]. Therefore, increasing the length of the
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shortest cycle (girth) in a graph improves the eﬀectiveness of the iterative decoding.
2.3 Construction of LDPC Codes
Construction of an LDPC code is deﬁned as designing the parity check matrix H. To
design an H matrix all of the parameters of LDPC codes should be considered includ-
ing, the desired block length, degree distribution, code rate and other characteristics.
The length of the girth of LDPC codes is one of the crucial parameters in designing
the H matrix, which is required to be as high as possible. This will be discussed in
the following chapter. On the other hand the sparseness of the H matrix should be
high to maximize the minimum distance. Diﬀerent design criteria for the H matrix
such as eﬃcient encoding and decoding, near capacity performance and low error-rate
ﬂoor are targeted by diﬀerent design approaches. Considering these factors, there are
many diﬀerent ways for constructing the parity check matrices and designing LDPC
codes. These methods are generally deﬁned as random and structured construction.
2.3.1 Random Construction
The ﬁrst method used to construct LDPC codes is random construction. Random
construction does not have many constraints and can be easily applied for diﬀerent
combinations of parameters. On the other hand randomly generated LDPC codes
do not guarantee a large girth. Albeit for a desired girth, random construction with
some added constraints can be used. Two methods for random designing of LDPC
codes, Mackay and Gallager random construction, are discussed in this section.
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Mackay Construction
Mackay discovered the advantages of designing block codes with sparse parity check
matrices. He was the ﬁrst one who showed that LDPC codes can perform near the
Shannon limit [4]. In [5] Mackay represented diﬀerent random construction methods.
He has designed and archived a large number of LDPC codes on his web page targeting
data communication and storage [47]. Most of his designed codes are regular LDPC
codes based on bipartite graphs. The major drawback of his designed codes is the lack
of structure which results in high complexity encoding. A few of Mackay’s algorithms
are reviewed in the following.
• Construction 1A
An M × N H matrix is generated with ﬁxed number of ones in each column
and as high as possible with uniform row weights. In this type of construction,
overlap between any two columns of the created matrix is not more than 1 and
this leads to a matrix which does not have cycles of length 4. Since the graph
of the code is bipartite, the length of cycles should be even. Consequently the
shortest cycle in the graph will be 6. This means the girth of the code is 6.
• Construction 2A
In M × N H matrix, M
2
of the columns are designed with weight 2 and there
is no overlap between any two columns. The remaining columns are generated
randomly with weight 3. Weights of the rows are as uniform as possible and
the overlap between any two columns of the entire matrix is not greater than
one. It is clear that the resultant LDPC code is irregular.
• Construction 1B and 2B
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A matrix is produced using methods 1A or 2A. Then a small number of columns
of this matrix are chosen and deleted randomly. Hence, the bipartite graph
corresponding to the matrix has no short cycles of less than some length l. By
reducing the possibility of having short cycles in the matrix the performance of
the code is improved.
Gallager Construction
Gallager in his thesis designed a group of LDPC codes, then added some constraints
to design the matrix free of cycles of length 4 [3].
To construct the matrix, ﬁrst we deﬁne an (N, j, k) parity check matrix, a matrix
with N columns that has j ones in each column and k ones in each row and zero in
other locations. For constructing an ensemble of (N, j, k) matrices, an example from
Gallager’s dissertation has been taken with N = 20, j = 3 and k = 4. The matrix
is divided into j submatrices and each submatrix contains a single 1 in each column.
The ﬁrst division of these submatrices are constructed such that the ith row contains
ones in column (i − 1)k + 1 up to column ik as it is shown in Fig. 2.3. The other
submatrices are just column permutations of the ﬁrst division. Gallager deﬁnes the
ensemble of (N, j, k) codes as the ensemble resulting from random permutations of the
columns of each of the bottom (j− 1) submatrices of a matrix with equal probability
is assigned to each permutation [3].
There are other random constructions used in literature like Bit ﬁlling construction
[48] and Average girth distribution based construction [49]. [48] provides a heuristic
method called ”bit-ﬁlling” to search for LDPC codes with large girth. [49] searches
for a good LDPC code based on the average of the girth distribution of the code.
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?Figure 2.3: Example of Gallager (20, 3, 4) LDPC code matrix
2.3.2 Structured Construction
For randomly constructed regular and irregular LDPC codes, the required memory to
store and manipulate the nonzero elements of the parity check matrix is a signiﬁcant
burden for hardware implementation. Therefore, construction of structured LDPC
codes is desired in many applications to reduce the hardware cost and simplify the
encoding/decoding systems.
Considerable research has been done on regular structured LDPC codes. Two
examples of such codes are cyclic and quasi-cyclic LDPC codes [50,51] which have been
recently targeted by researchers. These codes can be encoded with low complexity
and constructed algebraically. There are many ways to construct quasi-cyclic codes;
three typical methods are based on ﬁnite geometries [52], [53], Balanced Incomplete
Block Design (BIBD) [54–60] and disjoint diﬀerent sets [61]. One of the most recent
proposed structured LDPC codes is Partition-and-Shift (PS)-LDPC code [62–64].
This code is adopted by the IEEE 802.16e standard [65].
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2.4 Encoding of LDPC Codes
The weakness of LDPC codes is their high encoding complexity. As a result many
diﬀerent encoding schemes have been suggested for LDPC codes to reduce the com-
plexity [66, 67]. In this work, systematic encoding is used and described in details.
2.4.1 Systematic Encoding
After designing the H matrix, the generator matrix G can be found from H. The
conventional way to encode LDPC codes is called systematic encoding. For systematic
encoding the data blocks m are multiplied by the generator matrix G. It means that
the codeword is c = mG. Although the parity check matrix H for LDPC codes is
sparse, the associated generator matrix G is not. The encoding complexity of LDPC
codes is o(N2) where N is the code block length of the LDPC code [68]. As the code
block length is high, the complexity of the encoder signiﬁcantly aﬀects the application
of LDPC codes. For short block lengths, systematic encoding is preferable because
the size of the matrix is not big and the method results in low complex decoding.
A systematic Generator matrix G can be computed from H through the following
steps:
1. Choose the H matrix (regular or irregular).
2. Reorder the columns of H in a way that the ﬁrst M = N −K columns of new
H matrix (Hnew) have all ones in the diagonal of matrix.
3. Apply Gaussian Elimination to H in order to get the systematic H matrix.
4. The generator matrix G is the transpose of the systematic H matrix and can
be found easily.
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Now assume that the parity check matrix has the following format:
H = [H1|H2] (2.6)
H1 and H2 are sparse matrices and the rows in H are linearly independent. Matrix
H1 is a square (N−K)×(N−K) invertible matrix and H2 is a rectangular (N−K)k
matrix. We can reorder the columns of the H matrix, in order to get invertible H1.
The equivalent parity-check matrix is,
Hnew = H
−1








I(N−K) = H−11 H1 & P = H
−1
1 H2 (2.8)
After deriving the parity matrix P, the generator matrix G can be formed as
follows,
GK×(N−K) = [PN−K |IK ] . (2.9)
The codeword c can be obtained using the following equation,
c = mG. (2.10)
where c is the codeword, m is the information vector and G is the generator matrix.
From,
G×HT = G×HTnew = 0 (2.11)
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it can be understood that the systematic Generator matrix G can be applied at the
transmitter to encode the information bits and sparse parity-check matrix H can be
used in the receiver to decode the received codeword. The reason for using the sparse
parity-check matrix is reducing the complexity of the decoder.
2.5 Decoding of LDPC Codes
Consider an (N,K) linear block code in its general format. Assume that the codeword
c = c1, ..., cn has been transmitted over an Additive White Gaussian Noise channel.
Then, the received vector r at the receiver is,
r = c+ n (2.12)
where n is additive white Gaussian noise. The codeword c can be written as,
c = mG (2.13)
and m = m1, ...,mK is the information bits vector and G is the generator matrix.
Equation 2.12 suggests that the received vector is a mixture of the transmitted vector
and noise. Since the decoder does not have any information on the signal and noise
patterns, therefore the the decoder should ﬁnd the most likely message vector m̂
which was transmitted.
At ﬁrst, the decoder determines if any error has occurred. Then the decoder will
take a proper action to locate the errors and possibly correct them. The decoder
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computes the following vector
S = rHT = s1, ..., sN−K (2.14)
which is called syndrome of r. If S = 0 then r is a codeword and we accept it as a
transmitted codeword. If S = 0 then an error has occurred during the transmission
of the codeword and r is not a valid codeword. The syndrome vector is independent
of the transmitted codeword and it is only dependent on the channel noise and parity
check matrix, since
S = rHT = (c+ n)HT = cHT + nHT (2.15)
where cHT = mGHT = 0 and therefore S = nHT . Having S, and the parity
check matrix, the noise vector can be computed. In that case an estimation of the
transmitted vector can be obtain using c = r − n. But ﬁnding the noise vector is
not an easy job, therefore many decoding algorithms have been proposed to overcome
this problem.
For decoding LDPC codes various decoding algorithms can be used such as,
Majority-Logic (MLG) decoding, Bit-Flipping (BF) decoding, weighted BF decod-
ing and a Posteriori Probability (APP) decoding.
Iterative decoding algorithms are another type of LDPC decoding algorithm which
depending on their context are called: the Sum-Product (SP) algorithm, the Belief
Propagation (BP) algorithm and the Message Passing (MP) algorithm. Usually all
iterative decoding algorithms are known as message passing algorithms.
Decoding of LDPC codes has a crucial roll in the error performance of the LDPC
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codes. It has been shown that long LDPC codes using soft decision iterative decoding
can perform within 0.0045 dB of the Shannon limit in AWGN channels. It is worth
to mention that the complexity of iterative decoding algorithms grow linearly with
the code block length.
2.5.1 Iterative Decoding Algorithms
In the decoding procedure, we are interested in ﬁnding the a posteriori probability
Pr(ci = 1|r) of a speciﬁc bit (ci) in the codeword being equal to 1(ci = 1) given the
received vector r.
The APP can be written as a posteriori probability ratio or Likelihood Ratio (LR)
which is deﬁned as,
l(ci) 
Pr(ci = 0|r)
Pr(ci = 1|r) (2.16)
In some implementations of iterative algorithms Log Likelihood Ratio (LLR) is







where log is natural base logarithm.
The message passing algorithm for computing each of the APP, LR or LLR is
an iterative algorithm based on the Tanner graph of the code. In each iteration the
channel observation (intrinsic information) and the information from the previous
iteration received from the adjacent neighbours (extrinsic information) are used to






Figure 2.4: A snap shot of information ﬂow during the message updating procedure
of Iterative decoding
of Fig. 2.2 is considered and a snap shot of the information ﬂow in its Tanner graph
as illustrated in Fig. 2.4.
All of the iterative decoding algorithms share the same procedure. The only
diﬀerence between those procedures is the method of computation in the check nodes.
Generally, iterative decoding algorithms follow 4 steps. Algorithms start with
an initialization step, where an initial or local message is assigned to the variable
nodes. The initial value is computed based on the channel observation. After the
initialization step, the messages (Iv) are passed from variable nodes to check nodes
through edges of the Tanner graph as shown in Fig.2.4 . In the third step, the
information received from the variable nodes are processed in the check nodes based
on the decoding algorithm and the new calculated information (Ic) is sent back to the
variable nodes. In the fourth step the variable nodes update their states based on the
current value and the received information from the check nodes. At this step, based
on the new value of variable nodes, the algorithm estimates the codeword from the
probabilistic information and makes a hard decision. The algorithm stops if ĉHT = 0
or the maximum number of iterations reached, otherwise the algorithm continues and
jumps to step 2.
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Depending on the decoding algorithm and type of messages, speciﬁc computa-
tions are executed in the check nodes and variable nodes of the Tanner graph. The
Sum-Product (SP) algorithm is the best performing while its complexity is high for
digital decoders. The SP algorithm works well when short cycles are not present
in the Tanner graph and it is optimal when the TG is cycle-free. There are some
approximations for the SP algorithm such as the Min-Sum (MS) algorithm and the
Min-sum with correction factor algorithm which will be discussed in Chapter 4. The
complexity of MS algorithms is less for digital decoders compared to the SP algo-
rithm but they have nearly the same performance. It is believed that MS algorithms
are preferable in analog decoders as well since in this algorithm transistors can be
designed to work in any operation region while in the SP algorithm transistors are
designed to work only in weak inversion. The SP algorithm is discussed in detail in
Chapter 3.
2.6 Summary
In this chapter the necessary background for LDPC codes is discussed. Characteris-
tics, diﬀerent type of representations, construction methods, encoding and decoding
algorithms are presented. It is discussed that, iterative decoding algorithms are the
best performing decoding algorithms for LDPC codes. Also, the general procedure of
the iterative decoding is shown.
According to the knowledge provided in this chapter, it can be concluded that
regular LDPC code is one of the most promising channel codes while accompanied by
one of the soft decision iterative algorithms. However the construction and decoding
of the LDPC code may be complicated. Therefore a method to construct a regular
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structural LDPC code is presented in Chapter 4 and the matching decoder structure
is proposed in Chapters 6-8.
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Chapter 3
Analog Decoders based on the
Sum-Product Algorithm
In this chapter the implementation of an LDPC analog decoder based on the Sum-
Product (SP) algorithm is considered. The SP algorithm is the most promising de-
coding algorithm for LDPC codes in the sense of error performance but suﬀers from
high complexity. The Sum-Product algorithm is presented in Section 3.1. The SP
algorithm is discussed in detail using probability and Log Likelihood representations.
Basic circuit level concepts are reviewed. The necessary background required to
design building modules of the SP algorithm is discussed. One of the main building
blocks of the SP algorithm, variable (equality) node, is studied.
3.1 Sum-Product Algorithm
As it is already discussed the decoding algorithm can be performed based on one






Figure 3.1: Block diagram of a sample variable (equality) node/check node
limitations, variable (equality) nodes and check nodes are designed with two inputs
and one output. Therefore nodes with higher inputs, can be realized by cascading
two-input blocks. Fig. 3.1 shows a 3-edge node with two inputs and one output while
the local constraint is f(x, y, z) = 0.
Assume P0 and P1 are the probabilities of zero and one for every edge of the block,
respectively. In the probability format, the block works as a variable (equality) node
if,
Pz0 = ηPx0Py0 (3.1)
and
Pz1 = ηPx1Py1 (3.2)




For the check node, we have
Pz0 = Px0Py0 + Px1Py1 (3.3)
and
Pz1 = Px1Py0 + Px0Py1. (3.4)
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For LR representation, P0
P1
is considered. Using equations 3.1 to 3.4, the variable
(equality) node and check node have the following outputs respectively,
Yz = Yx · Yy (3.5)
and
Yz =
1 + Yx · Yy
Yx + Yy
. (3.6)






the outputs of variable (equality) node and check node are,
Xz = Xx +Xy (3.7)
and














In the following, the SP algorithm using LLR representation is explained. To have
an understanding of the SP algorithm with probability representation, the updating
rules are presented in the probability domain.
3.1.1 Sum-Product Algorithm with LLR Representation
Before explaining the SP decoding algorithm, notations used in the decoding proce-
dure are presented.
• rji(b) is the message that is sent from the check node cj to variable node vi.
rji(0) and rji(1) are representing the probabilities of receiving 0 or 1 respectively.
33
• qij(b) is the message that is sent from the variable node vi to check node cj.
qij(0) and qij(1) are representing the probabilities of receiving 0 or 1 respectively.
• Vj is the set of variable nodes connected to check node j.
• Vj\i is the set of variable nodes connected to check node j excluding variable
node i.
• Ci is the set check nodes connected to variable node i.
• Ci\j is the set of check nodes connected to variable node i excluding check node
j.
Consider BPSK modulation where +1 is sent representing binary bit 0 and -1 is























Following steps are performed for Sum-Product algorithm in Log Likelihood do-
main [3], [17]:
Step 1: At the initialization step, each variable node sends out an LLR value along
its edges based on the channel observation. Assuming BPSK modulation and
AWGN channel,





where yi is the channel observation i and σ
2 is the AWG noise variance.
















αij = sign(L(qij)) & βij = |L(qij)|











and log is the natural base logarithm.
Step 3: Variable nodes update their response message to check nodes according to
variable node updating rule.




Step 4: At this stage all of the variable nodes update their current state based on,













At this point if the estimated codeword satisﬁes the parity check matrix (cˆiH
T =
0) or maximum number of iterations reached, then the algorithm stops. Oth-
erwise the algorithms goes back to step 2 and next iteration starts.
3.1.2 Sum-Product Algorithm with probability Representa-
tion
In this part, the updating rules of SP algorithm described in the previous sub-section
are presented in the probability domain.
All the deﬁnitions previously provided stand for this sub-section. The decoding
procedure is the same as the one described for SP algorithm with LLR representa-
tion. The only diﬀerence is the updating rule where instead of using LLR values,
two probabilities representing the probability of the value being 0 or 1 are utilized.
Consequently the decoding procedure is,
Step1:


































The normalization constant Kij are chosen in order to have qij(0) + qij(1) = 1.
Step4:









The normalization constant Ki are chosen in order to have Qi(0) +Qi(1) = 1.





1 if Qi(1) > 0.5
0 else
(3.20)
At this point if the estimated codeword satisﬁes the parity check matrix (cˆiH
T =
0) or maximum number of iterations reached, then the algorithm stops. Oth-
erwise the algorithm goes back to step 2 and the next iteration starts.
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3.2 Basic Circuits for Sum-Product Analog De-
coding
In this section, implementation of LDPC decoder using analog VLSI circuits is brieﬂy
discussed. In the literature LDPC decoders utilizing primarily the SP algorithm are
implemented, therefore in this section the necessary circuitry to implement the SP
algorithm is presented. Analog implementation of LDPC codes are designed based on
the Tanner Graph of the code. Therefore, variable (equality) nodes and check nodes
are the basic blocks of any analog implementation of an LDPC decoder. In order to
have a well performing LDPC decoder, the speed and accuracy of the basic blocks
should be as high as possible. In this section, some essential knowledge required to
design the basic blocks is presented.
3.2.1 MOSFET Devices Operation Region
A three terminalMetal Oxide Semiconductor Field Eﬀect Transistor (MOSFET) tran-
sistor is shown in Fig. 3.2. A MOSFET can operate in three diﬀerent regions called,






Figure 3.2: A three terminal MOSFET
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A MOSFET is in strong inversion if the gate-source voltage is greater than the
threshold voltage by some margin, in other words, VGS > Vth+100mV . In this case a
channel between the drain and source is made and the transistor is on. The transistor
is working in saturation if VDS > VGS − Vth. If a transistor is on and working in the







(VGS − Vth)2(1 + λVDS) (3.21)
where μ is the mobility of carriers, COX is the oxide capacitance, λ is the channel
length modulation parameter, W and L are the width and length of the channel
respectively. In many cases the channel length eﬀect is neglected, therefore λ = 0.
If VDS < VGS − Vth then the transistor is not in the saturation region anymore and
the transistor is working in a region called triode. In the triode region the transistor
works as a voltage controlled resistor which is linear for small VDS. If a MOS transistor











If the gate-source voltage is less than the threshold, then the transistor works
either in moderate inversion or weak inversion. Moderate and weak inversion working






IS Transistor is in weak inversion
1
10
IS < I < 10IS Transistor is in moderate inversion
(3.23)













where VT ≈ 25mV is the thermal voltage, κ and VT0 are constants of the fabrication
process. It should be noted that 0.5 < κ < 0.99 and typically is 0.7. Depending on
the fabrication process 0.3V < VT0 < 1V [39].
There is another deﬁnition which identiﬁes diﬀerent inversion regions based on




VGS − Vth < −100mV Transistor is in weak inversion
−100mV < VGS − Vth < 100mV Transistor is in moderate inversion
VGS − Vth > 100mV Transistor is in strong inversion
. (3.25)
We can conclude that if VGS  Vth, then the transistor is deeply in weak inversion
and the current is resultant of the diﬀusion. If VGS ≈ Vth, then transistor is in
moderate inversion. It should be mentioned that there is no exact boundary for weak
and moderate inversion regions.
If the transistor is in weak inversion (subthreshold), then the drain current follows












where I0 is a small constant current based on IS. In equation 3.26, n is the subthreshold
slope factor and is deﬁned as n =
COX+Cdep
COX
where Cdep is representing the depletion
capacitance.
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When VDS is large enough (VDS > 4VT ≈ 100mV ), the transistor is in saturation







For small VDS the transistor is not in saturation anymore and works in a region




















































= If − Ir
(3.28)
Therefore, in this case ID has two components, one is the forward current which is
the desired one and the other is the reverse current.
3.2.2 Translinear Principle
Translinear devices are used in designing the basic blocks of decoders utilizing the
SP algorithm. The translinear principle uses the non-linear exponential relationship
between the current and the voltage in the semiconductor devices. The translinear
principle was originally deﬁned for Bipolar transistors, but has been extended to MOS
transistors biased in the subthreshold region [70], where the device’s current follows
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equation 3.27. Translinear devices can be used to perform multiplication since they
can be arranged in translinear loops. A translinear loop is a Kirchhoﬀ voltage loop
which contains the VGS of an even number of translinear devices. To be precise, there
needs to be an equal number of voltage rises and voltage drops. It should be noted
that there is a voltage-translinear principle for the case that all the saturated MOS
transistors are biased in strong inversion [70]. Fig. 3.3 shows a simple translinear
loop. By following the closed loop in the direction shown and writing Kirchhoﬀ’s
Voltage Law (KVL), we have
−VGS1 + VGS2 − VGS3 + VGS4 = 0 (3.29)
Consider the case that all of the transistors are biased in saturated-weak inversion,

































I1I3 = I2I4 (3.31)
Equation 3.31 shows the translinear principle in a translinear loop with translinear
MOS devices. Currents which are in the direction of loop is called clockwise currents,
otherwise they are called counter-clockwise currents. In the Fig. 3.3, I2 and I4
are clockwise currents and I1 and I3 are counter-clockwise currents. Based on this
deﬁnition, the translinear principle is: In a translinear loop, the product of clockwise







Figure 3.3: A simple translinear loop
3.2.3 The Canonical Sum-Product Modules
Analog decoders based on the SP algorithm use the probability representation of the
variables [71, 72]. Each signal represents the probability of a variable being either 1
or 0. The structures of the canonical variable (equality) node and check node are
illustrated in Figs. 3.4 and 3.5, respectively. Each circuit has two inputs and one
output which are in the current mode. For each of the inputs and the output, there
are two terminals representing probabilities of 0 and 1. Therefore there are a total of
4 input and 2 output terminals.
It can be observed that the circuits depicted in Figs. 3.4 and 3.5 have been
designed based on Gilbert cells [71,72] which contain several translinear loops. Based





















At the top of each module, a renormalization circuit is used. Since the renormal-
ization circuit is a translinear circuit, the outputs of the variable (equality) nodes and









IU is globally used in all variable (equality) nodes and check nodes to boost the
attenuated Iz0 and Iz1. This makes it possible to calibrate the output current and
change it from 0 to IU (0 for zero output current and IU for the maximum output
current). The renormalization is referred to this calibration. The output currents of
the variable (equality) and check nodes based on the input currents can be found by
substituting equations 3.32 to 3.37 and assuming Ix0 + Ix1 = Iy0 + Iy1 = IU . The



















The essential condition to be able to describe the behaviour of the circuits shown
in Figs. 3.4 and 3.5 with equations 3.38 to 3.41, is that the transistors should work
in weak inversion and should be in the saturation region as well [39]. Therefore, two
voltages Vref (N) and Vref (P ) are used to satisfy these conditions. These two voltages
are used to keep transistors M1 and M15 in saturation. The drain voltage of M1 can
be controlled by utilizing Vref (N) and in the same way the the drain voltage of M15
can be controlled by Vref (p).
In [39], Winstead showed that the minimum required bias voltage for the variable
(equality) and check nodes to work properly can be obtained using the following
equation.









where Vref = VDD − Vref (P ), VT is the thermal voltage, κ and VTOP are process
dependent parameters. Equation 3.42 was formulated in 0.18μm technology. It was
discussed that for this technology VTOP = 0.39V . To satisfy the saturation condition
for all of the transistors, we should have VDS  4VT .
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Figure 3.4: A standard variable (equality) node design
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Figure 3.5: A standard check node design
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3.3 Summary
In this chapter, the Sum-Product algorithm is discussed in Log-Likelihood-Radio and
probability presentation. Some analog VLSI circuit background has been presented.
It is described that the implementation of LDPC decoder in both digital and analog
realization is based on Tanner graphs. Two major building blocks for implementing
LDPC decoders are represented, which are variable (equality) nodes and check nodes.
It has been discussed that the variable (equality) and check nodes work based on
translinear principle and Gilbert multiplier concept. The design of these two basic





In this chapter we consider a class of structured regular LDPC codes, called Turbo-
structured LDPC (TS-LDPC) codes. There are many advantages of TS-LDPC codes
as compared with other kinds of LDPC codes.
The most important advantage of TS-LDPC codes is that they can be designed
to have a large girth which is a crucial parameter in designing LDPC codes. The
iterative decoding procedure of LDPC codes is optimal when a cycle-free graph is
used (graph with the shortest cycle being of inﬁnite length). Therefore, increasing the
length of the shortest cycle (girth) in a graph improves the eﬀectiveness of iterative
decoding. Thus, TS-LDPC codes with inherently large girths would enjoy a more
eﬃcient iterative decoding compared to other types of LDPC codes. Moreover, as
shown by Tanner, large girth guarantees large minimum Hamming distance (dmin) of
the code, resulting in lower error ﬂoor at high SNR. The simulation results show that
TS-LDPC codes outperform randomly generated LDPC codes at higher SNR and
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have much lower error ﬂoor [15,73]. Therefore, TS-LDPC codes are a good candidate
to be adopted in most communication applications.
Due to above mentioned advantages of TS-LDPC codes and the MS algorithm,
we have adapted the MS algorithm in the decoding of TS-LDPC codes and evaluated
the decoding performance to verify that the property of low error ﬂoor is maintained
when the MS algorithms are used. We have designed a number of examples of TS-
LDPC codes and used SP, MS and MS with correction factor decoding algorithms to
evaluate the error performance of the TS-LDPC codes. It is shown that TS-LDPC
codes with MS algorithms are well suited for analog implementations due to their
performance and complexity.
In Section 4.1 of this chapter, TS-DPC codes are explained and a sample TS-
LDPC code is designed. Section 4.2 describes Min-Sum algorithm adopted to be used
in analog decoder. Min-Sum with correction factor algorithm which is a variation of
Min-Sum algorithm is reviewed. In Section 4.3 for the ﬁst time MS and MS with
correction factor decoding algorithms have been applied to sample TS-LDPC codes.
Simulation results for error performance have been presented in this section. Finally,
Section 4.4 provides the conclusion.
4.1 TS-LDPC Codes
In this section we brieﬂy describe TS-LDPC codes. The Tanner graph of a TS-LDPC
code is shown in Fig. 4.1 and consists of three parts; two height balanced sub-trees
TU and TL and an interleaver. Sub-tree TU is the upper sub-tree whose leaves are
variable nodes (circles) and TL is the lower sub-tree whose leaves are check nodes
(squares). The number of tiers in each sub-tree (TU or TL) is called the height of the
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sub-tree and represented by h. The upper sub-tree starts with a check node as its
root and in the same way the root of the lower sub-tree is always a variable node.
The leaf nodes of TU are connected to the leaf nodes of TL in the turbo-like manner,
through the interleaver. In the design of TS-LDPC codes, structured regular LDPC
codes are targeted. Therefore all the variable nodes have the same degree j and all
the check nodes have the same degree k. As it is shown in Fig. 4.1, by the dashed
line, the root of the lower sub-tree (V*) is connected to the root of the upper sub-tree
(C*). This guarantees the same degree for all the variable nodes and check nodes
and consequently the constructed LDPC code is regular. The height of the sub-trees
h or simply the number of tiers in both sub-trees, should be even. This guarantees
that the leaf nodes of the upper sub-tree are variable nodes and the leaf nodes of
the lower sub-tree are check nodes. Fig. 4.1 shows an example of a TS-LDPC code
where j = 3, k = 4 and h = 4. It can be shown that the code rate for LDPC codes
with full rank parity check matrix H is r = 1− j
k
. Therefore to design a code with a
speciﬁc code rate r, the degree of variable nodes j and the degree of check nodes k
should be chosen carefully. For example, in Fig. 4.1, we have j = 3 and k = 4, hence
the expected code rate is 1
4
. In the selection of j and k, implementation limitations
should be considered. Designing high degree variable or check nodes increases the
implementation complexity in VLSI circuity.
One of the main advantages of TS-LDPC is the capability of designing codes with
large girth. As shown in Fig. 4.1, there is no cycle in each of the sub-trees in isolation.
Cycles are produced by the introduction of the interleaver. Therefore a careful design
of the interleaver is crucial for the performance of the code.







Figure 4.1: The general form of TS-LDPC
I cycles which start in either sub-tree and can be terminated in the interleaver or the
complement sub-tree. Type II cycles are those which start in the interleaver and end
in the interleaver. In type II cycles, it is possible that the cycle passes through each
of the sub-trees and ends again in the interleaver.
The interleaver for TS-LDPC codes is not a one to one mapping. For example
in Fig. 4.1, it can be observed that each leaf node (variable node) in the last tier
of the upper sub-tree should be connected to j − 1 = 2 leaf nodes (check nodes) in
the last tier of the lower sub-tree. Therefore conventional techniques cannot be used
in the design of the interleaver. Since in conventional interleavers the same number
of inputs are connected randomly to the same number of outputs. This random
connections assure that two adjacent inputs are connected to two outputs as far as
possible. Whereas, in a TS-LDPC interleaver the number of inputs and outputs are
diﬀerent. Moreover, the connection are made to increase the length of closed loops.
To design the interleaver for TS-LDPC codes, auxiliary nodes are introduced for
both sub-trees such that the resultant interleaver has one to one connections. Fig.
4.2 shows the auxiliary nodes for the upper and lower sub-tress of a TS-LDPC code
52
with j = 3, k = 4 and h = 4. As it can be observed the auxiliary nodes are added to
the last tier of the sub-tree. Since each variable node is connected to j− 1 leaf nodes
of the lower sub-tree, j − 1 auxiliary nodes should be deﬁned for each variable node.
In the same way each of the leaf nodes in the last tier of the lower sub-tree should be
connected to k − 1 auxiliary nodes.
After the introduction of auxiliary nodes and having a one to one interleaver,
the connection should be designed to achieve the speciﬁc girth. The following steps
should be taken to remove type I and type II cycles for the deﬁned girth. In the
following paragraphs we brieﬂy introduce the steps which are required for the design
of the interleaver [14, 15, 73,74].
Auxiliary nodes in both sub-trees are numbered from zero to [(k− 1)(j− 1)]h2 − 1
from left to right. The indices of the upper sub-tree are represented in Xp−q format
while in the lower sub-tree the indices are shown in Xq−p format. Each index contains
h digits as its coordinates. The digits take values up to p and q values alternatively
where p = k − 1 and q = j − 1. For a TS-LDPC code having h = 4,
Xp−q = a1a2a3a4 = (a1 × pq2 + a2 × pq + a3 × q + a4) (4.1)
which 0  a1  p − 1, 0  a2  q − 1, 0  a3  p − 1 and 0  a4  q − 1. Each
auxiliary node in the upper sub-tree with Xp−q index is connected to the auxiliary
node in the lower sub-tree having Xq−p index. Xq−p is the symbol-wise reversal of
Xp−q deﬁned as, πs(a1a2a3a4) = a4a3a2a1.
To remove any type I cycles each auxiliary node having Xp−q decimal index should





Figure 4.2: Auxiliary nodes in a TS-LDPC code with j = 3, k = 4 and h = 4
Xp−q −→ Xq−p = πs(Xp−q) (4.2)
For our TS-LDPC example design of Fig. 4.2 with j = 3, k = 4 and h = 4,
there are 36 auxiliary nodes in each sub-tree. Using the index assignment described
in the previous paragraph, e.g. auxiliary node 0 in TU is connected to auxiliary node
0 in TL, node 1 in TU is connected to 18 in TL and so on. This connection scheme
guarantees that the length of any type I cycle is not less than 2h [14]. To maximize
the length of type II cycles, auxiliary nodes in TU and TL are partitioned into GU
and GL groups respectively. To ensure that the length of any type II cycle is not less
than g, the required number of groups in TU and TL are,
GU  [(k − 1)(j − 1)]
(g−2)/4
2
(k − 1) (g−2)2 
GL  [(k − 1)(j − 1)]
(g−2)/4
2
(j − 1) (g−2)2 .
(4.3)
Each auxiliary node of TU in group α is connected to an auxiliary node of TL
in group β with the shift value of Sα,β. This means each auxiliary node in TU with
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Xp−q index should be connected to the auxiliary node in TL with πs(Xp−q)+˙Sq−p(α,β)
indexing. The summation is a digit-wise addition. Let πs(Xp−q) = a1a2a3a4 and
Sα,β = s1s2s3s4, then
πs(Xp−q)+˙Sα,β = y1y2y3y4 (4.4)
where yi = mod(ai + si, di), which di = p for even i and di = q for odd i. Shifted
values (Sα,β) are elements of a GU by GL matrix which is called shift matrix S. For
details of choosing Sα,β and consequently shift matrix S refer to [14, 15, 73,74].
As an example, Fig. 4.3 shows the Tanner graph of a TS-LDPC code with j = 3,
k = 4, h = 4, N = 28 and g = 6. The required number of groups in the upper tree
GU = 3 and in the lower tree GL = 2. The thick dashed lines illustrate a type I cycle
while thick solid lines depict a type II cycle. It is clear that there is no type I cycle
less than 2h = 8 and there is no type II cycle with length of less than 6 which is the
girth.
It should be noted that the code block length N in TS-LDPC codes is a function
of the column weight j (the degree of variable nodes), the row weight k (the degree
of check nodes) and the girth g. For small girths [14]:
N =
k{[(k − 1)(j − 1)] (g−2)2 − 1}
[(k − 1)(j − 1)]− 1 . (4.5)
4.2 Min-Sum Algorithms
The Min-Sum algorithm [13,18–21] is an approximation of the Belief Propagation or
Sum-Product algorithm [13,17,18].
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Figure 4.3: The Tanner graph of TS-LDPC code with j = 3, k = 4, h = 4, N = 28
and g = 6
Assume that the coded data block c is,
c = [c0, c1, ..., cN ] (4.6)
where N is the code block length. If BPSK modulation is utilized, each coded bit
maps to ±1. If ci = 0 then si = 1 and if ci = 1 then si = −1, where si is the symbol
transmitted through the channel. Considering AWGN channel, at the input of the
receiver we have r = s + n, where n is the noise. Each sample of noise ni has zero








the power spectral density of AWGN, R is the code rate and Eb is the average energy
per each information bit. It should be mentioned that MS algorithms work in the
Log-Likelihood Ratio domain. A message along the edge connecting variable node i
to check node j reﬂects the probability of ci being ”0” or ”1” in the form of LLR.
Focusing on the decoding of bit ci, the variable node associated with ci is initially






initialization step, three steps are performed.
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{|Vi′ → CHj|} (4.7)
where CHj is the check node j, Vi is the variable node i and Rj\i is the set of all
variable nodes connected to the check node j excluding the variable node i.








where Ci\j is the set of all check nodes connected to the variable node i excluding
check node j.








where Ci is the set of all check nodes connected to variable node i. At this stage, we




1 if MVi < 0,
0 else.
(4.10)
Now, if the estimated codeword satisﬁes the parity check equation (cˆHT = 0) or
the maximum number of iterations are reached, then the algorithm stops, otherwise
it goes to step 1.
In general using the MS algorithm for decoding results in a few tenth of a decibel
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loss in error performance compared to the SP algorithm. Therefore some modiﬁca-
tions have been proposed for the MS algorithm in order to make its performance as
close as possible to the performance of SP algorithm [20], [75]. It has been shown that
adding a correction term to the equation (4.7) in step 2 closes the gap between MS
algorithm and SP algorithm. For the sake of illustration, equation (4.7) considering
two-variable case can be rewritten as,















c, |A+B| < 2 & |A−B| > 2|A+B|
−c, |A−B| < 2 & |A+B| > 2|A−B|
0, else
(4.12)
where c is a constant value in the order of 0.5.
4.3 Simulation Results
It was discussed before that TS-LDPC codes outperform other types of LDPC codes
from performance and complexity points of view as long as the length of the code
is the same. In this section, we simulate TS-LDPC codes and compare their error
performance using SP, MS and MS with correction factor decoding algorithms. We
have designed some examples of TS-LDPC codes with diﬀerent girths. For the degree
of variable node nodes j = 3, k = 4 and r = 1
4
, the code block lengths corresponding
to the selected girths of 6, 8 and 10 are n = 28, n = 172 and n = 1036 respectively.




a girth of 6, the code block length is 120 bits. Fig. 4.3 shows the Tanner graph of
TS-LDPC code with code block length 28 and girth 6. The girth of TS-LDPC was
evaluated and conﬁrmed using the algorithm proposed in [76].
The Tanner graph of TS-LDPC code can be modiﬁed to be used for the encoding
process with linear complexity [14] [77]. However, in this work we use the systematic
encoding where the generator matrix G of the code can be found by performing
Gauss-Jordan elimination on the H matrix.
The simulations for (N = 28, K = 7), (172, 43), (1036, 256) and (120, 75) TS-
LDPC codes using BPSK modulation scheme are performed. The signal to noise ratio
was normalized using SNR = 10 log[ Eb
2rσ2n




maximum number of 100 iterations was considered for the TS-LDPC decoder. Three
diﬀerent iterative decoding algorithms have been applied for the decoding. It should
be noted that throughout this work each BER is calculated based on a minimum of
100 errors. Simulation results are illustrated in Figs. 4.4-4.7 using SP, MS and MS
with correction factor algorithms for N = 28, N = 172, N = 1036 and N = 120 ,
respectively. The constant c for the MS with correction factor is considered to be
0.5. As shown in Figs. 4.4-4.7 all three decoding algorithms perform approximately
the same for N = 28 and N = 120, while for code block lengths of N = 172 and
N = 1036 the SP algorithm outperformed the MS algorithm by about 0.1dB at a
BER of 10−5. However MS with correction factor algorithm performs the same as SP
algorithm for N = 172 and N = 1036. It can be observed in Fig. 4.7 that for the
higher rate TS-LDPC code with block length of 120 all three decoding algorithms
result in the same error performance. This is consistent with other types of LDPC
codes where by increasing block length of the code N , performance improves. Figures
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Figure 4.4: BER vs Eb/No(dB) for (28, 7) TS-LDPC code with g = 6 using SP, MS
and MS with correction factor decoding algorithms
also indicate that the error ﬂoors have not been achieved even at bit error rate of 10−8.
This demonstrates the suitability of MS algorithm in decoding of TS-LDPC codes.
Based on the above simulation results, it is clear that TS-LDPC codes can be
decoded using the MS algorithm without any signiﬁcant degradation in the perfor-
mance. For long codes, degradation in performance using MS algorithm may become
large and in that case MS with correction factor algorithm can be used with virtually
identical performance to the SP algorithm.
4.4 Conclusion
In this work TS-LDPC codes were considered for analog VLSI implementation. It has
been shown that this class of LDPC codes can be designed in order to have a large
girth and consequently a lower error ﬂoor at high SNR compared to other classes of
LDPC codes. Since MS algorithms have low complexity in the implementation of
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Figure 4.5: BER vs Eb/No(dB) for (172, 43) TS-LDPC code with g = 8 using SP,
MS and MS with correction factor decoding algorithms


































Figure 4.6: BER vs Eb/No(dB) for (1036, 259) TS-LDPC code with g = 10 using SP,
MS and MS with correction factor decoding algorithms
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Figure 4.7: BER vs Eb/No(dB) for (120, 75) TS-LDPC code with g = 6 using SP,
MS and MS with correction factor decoding algorithms
analog decoders, MS and MS with correction factor algorithms have been considered
with TS-LDPC codes.
Three diﬀerent iterative decoding schemes, SP, MS and MS with correction factor,
have been used to evaluate the error performance of the TS-LDPC codes. Simulation
results have shown that the error performance of the MS algorithm is comparable with
SP algorithm, for the same block length. Since MS algorithm can be implemented in
analog circuitry with very low complexity compared to SP algorithm, we are going
to use this algorithm for future implementation of TS-LDPC analog decoder. This
implementation will result in high speed, low power consumption and small chip area.
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Chapter 5
Min-Sum algorithm suitability for
analog TS-LDPC decoders
In Chapter 4, it was shown that MS algorithms are suitable to be used as the decoding
algorithm of TS-LDPC codes. This chapter is focused on implementation issues of the
MS based TS-LDPC decoder. It is illustrated that the decoder using MS algorithm
is robust to analog impairments such as mismatch, oﬀset current and noise.
In [28], an MS based (32, 8) LDPC analog decoder in 0.18μm CMOS technology
has been designed and fabricated. The LDPC code used in [28] is a random LDPC
code. As it has been discussed in the previous chapter, random LDPC codes have a
higher error ﬂoor compared to TS-LDPC codes. In [28], it has been shown that the
designed MS based LDPC decoder performs poorly at high SNR. To be more accurate
at around 5dB SNR and approximately 10−3 BER, the error performance of the analog
decoder deteriorates. In practical wireless communication systems depending on the
application, BER of 10−5 to 10−7 is of interest. Therefore, to achieve a BER of 10−7
by using the decoder proposed in [28], a large SNR penalty is needed. This loss in the
63
error performance of the decoder chip presented in [28] is mainly due to mismatch
imperfection.
Due to the reasons given in Chapter 4 we proposed to use MS algorithm for TS-
LDPC codes. In this chapter necessary steps are taken in order to assure that analog
decoder’s building blocks (check nodes and variable nodes) are designed to meet the
requirements. In other words, the blocks should be designed to provide the best
performance.
In order to predict and avoid undesired aﬀects of using analog circuitry on the error
performance of TS-LDPC decoder in this chapter sensitivity to analog impairments
of TS-LDPC analog decoder are studied. The sensitivity of the decoding algorithm
to analog imperfections is simulated. In Chapter 6 and 7 the analog building blocks
of the decoder are designed and modiﬁed based on the sensitivity results shown in
this chapter.
In this chapter preliminary concept design and simulations are performed on the
TS-LDPC modelled decoder to make sure accuracy and speed limitations imposed by
analog circuitry do not degrade the performance of the decoder.
5.1 The Speed of the TS-LDPC MS Decoder
Speed is one of the crucial parameters of every decoder. The speed of the decoder
depends on diﬀerent factors, such as speed of computations performed in the nodes,
Analog-to-Digital Converter (ADC), Digital-to-Analog Converter (DAC) and inter-
connections of the decoders’ blocks as well as limitations imposed by the layout struc-
ture.
In digital implementation a counter is responsible for the number of iterations.
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After a certain number of iterations the decoder converges. In other words, there is no
more improvement in the reliability of messages through iterations. At this stage the
decision is made. In contrast with digital decoders, there is neither a counter nor an
actual iteration deﬁned for their analog counterpart. Variable nodes and check nodes
are asynchronous analog circuits. These analog modules process their inputs similar to
their digital counter part. Thus, iterations are vanished and replaced by continuous-
time transition of messages. The iterations of digital decoders can be interpreted as
settling time in analog decoders. Here we deﬁne settling time as a time during which
the error rate performance of an analog decoder improves. Despite the fact that
dynamics of digital and analog decoders are diﬀerent [78], a direct relation between
the number of iterations in digital decoders and setting time in analog decoders can
be observed. This means, if one algorithm requires more iterations to converge than
another algorithm in digital decoders, it will likely have longer settling time in analog
decoders.
As it has been illustrated in Chapter 4, the error performance of TS-LDPC codes
using MS decoding algorithm is comparable with decoders utilizing SP algorithm.
In other words, the error performance is not sacriﬁced in return for less complexity.
The number of iterations required for messages to converge is depicted in Figs. 5.1
-5.3. The maximum number of iteration is set to be 100 which is usually used as
maximum number of iterations. According to the algorithm discussed in Chapters 2
and 4, the iterations stop if the maximum number of iterations reached or the parity
check equation is satisﬁed. From Fig. 5.1, it can be observed that for the code length
of 28, the MS algorithm needs fewer iterations compared to the SP algorithm. Fig.
5.2 shows that the number of required iterations for the MS algorithm is more than
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Figure 5.1: Average number of iteration versus Eb/No for N = 28
the SP algorithm if the block length increases. This is in agreement with Fig. 5.3
that at lower SNR, MS algorithm requires more iteration to converge compared to
SP algorithm. In all three cases the number of required iterations for the MS with
correction factor algorithm is between SP and MS algorithms. It can be noted that for
all three algorithms, the number of required iterations converge at higher SNR. This
implies that if the design target is the applications working at BER of 10−5 and lower,
the required number of iterations for the diﬀerent algorithms are the same while MS
algorithm can be implemented using blocks with less computational complexity.
In this work, TS-LDPC codes with code length of N = 28, N = 172 and N = 120
are considered. For these sample codes, the density of the number of iterations is
illustrated in Figs. 5.4 - 5.6. It can be observed that the number of iterations is
much less than 100 which is a typical value of the maximum number of iterations.
Comparing Figs. 5.4 - 5.6 shows that the required number of iteration increases with
the code block length. In other words, for successful decoding of a TS-LDPC code
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Figure 5.2: Average number of iteration versus Eb/No for N = 172





























Figure 5.3: Average number of iteration versus Eb/No for N = 120
67








































Figure 5.4: Density of number of iterations for N = 28
with length of N = 172 more iterations are needed compared to the codes with length
of N = 28 and N = 120. This leads to more settling time in the continuous-time
domain.
The eﬀect of decoding with fewer iterations on the errors performance of TS-LDPC
codes is shown in Figs. 5.7 to 5.15. Figures illustrate that the error performance of the
TS-LDPC code with ITmax = 100 diﬀers with approximately 0.1 dB from the error
performance of the TS-LDPC code with ITmax = 20. Such a scenario is depicted
in Fig. 5.16, when the settling time is dictated by the delay between clock 1 and
clock 2. If the delay reduces, the available settling time in the analog decoder circuits
reduces and consequently the error performance degrades. Therefore there is a trade
oﬀ between the speed and the error performance.
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Figure 5.5: Density of number of iterations for N = 172




































Density of number of iterations for n=120 TS LDPC at SNR=5dB
Figure 5.6: Density of number of iterations for N = 120
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Figure 5.7: Bit Error Rate comparison for (28,7) TS-LDPC code using SP algorithm
with ITmax = 100 and ITmax = 20
































Figure 5.8: Bit Error Rate comparison for (28,7) TS-LDPC code using MS algorithm
with ITmax = 100 and ITmax = 20
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Figure 5.9: Bit Error Rate comparison for (28,7) TS-LDPC code using MS with cor-
rection factor algorithm with ITmax = 100 and ITmax = 20






























Figure 5.10: Bit Error Rate comparison for (172,43) TS-LDPC code using SP algo-
rithm with ITmax = 100 and ITmax = 20
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Figure 5.11: Bit Error Rate comparison for (172,43) TS-LDPC code using MS algo-
rithm with ITmax = 100 and ITmax = 20






























Figure 5.12: Bit Error Rate comparison for (172,43) TS-LDPC code using MS with
correction factor algorithm with ITmax = 100 and ITmax = 20
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Figure 5.13: Bit Error Rate comparison for (120,75) TS-LDPC code using SP algo-
rithm with ITmax = 100 and ITmax = 20
































Figure 5.14: Bit Error Rate comparison for (120,75) TS-LDPC code using MS algo-
rithm with ITmax = 100 and ITmax = 20
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Figure 5.15: Bit Error Rate comparison for (120,75) TS-LDPC code using MS with


















Figure 5.16: The block diagram of a latched input-output Tanner graph implemented
by analog VLSI circuitry
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5.2 Analog Circuits Impairments
In this section, some known analog impairments are discussed. The goal of this part
is to show the robustness of utilizing the MS algorithm for decoding TS-LDPC codes
against analog imperfections. The most important analog circuits impairments are
mismatch, oﬀset and noise.
5.2.1 Mismatch in Between Transistors
Ideally we assume that all transistors of equal dimensions exhibit the same properties.
However in practice identical devices suﬀer from a mismatch due to variations in
length, width and/or doping level. It is well known that one of the main factors of the
accuracy of analog circuits is mismatch [79, 80]. Mismatch contributes to inaccuracy
in computational blocks of analog decoders [39] [79–82].
MOSFET threshold voltage mismatch is caused by the contrast of the doping level
of the channel and gate. It has been shown that the threshold voltage mismatch is
the most dominant mismatch in the weak inversion working region [83]. This results




W · L (5.1)
where AVth is the threshold voltage matching parameter. This parameter is technology
dependent and in 90nm technology AVth and can be estimated as 5mV μm by using
[84]. It can be written that:
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ΔI = gm ·ΔVth (5.2)
where ΔI is generated by the threshold voltage mismatch for identically biased tran-























Equations (5.1) and (5.5) show that by increasing W and L of the transistors for
a speciﬁc drain current, the current variation due to mismatch can be reduced.
The eﬀect of the mismatch on the current mirrors which are the basic building
block of analog decoders is studied in [79]. Mismatch in these modules contributes
signiﬁcantly to the overall mismatch. It has been shown that for 0.13μm CMOS
technology and 0.25μm BiCMOS technology the diﬀerence between the reference
current (10μA) and the output is less than 1% for large size transistors. For minimum
size transistor this diﬀerence changes to 16% for 0.13μm CMOS technology and 24%
for 0.25μm BiCMOS technology. In these technologies, if the size of transistors is ﬁve
times the minimum size transistor, the variation of the current due to mismatch is
about 5% to 10%. Therefore, for the targeted technology of 90nm, we may assume
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Figure 5.17: The error performance of (28,7) TS-LDPC code using MS decoding al-
gorithm in ideal case and with 10% and 20% mismatch
that the mismatch in fabrication process is between 10% to 20% of the ideal value
(without mismatch). If the size of the transistors used in current mirrors is 10 times
of the minimum size transistor in 90nm technology, based on equation (5.4) mismatch
of 20% is expected which is in agreement with our assumption.
To verify the eﬀect of mismatch in the error performance of the analog decoder of
TS-LDPC code, we include the mismatch in the decoder model. The modelled mis-
match can be represented by multiplying the outgoing message by a normal random
variable with mean of 1 and standard deviation σ, (N(1, σ)), where σ = 0.1 repre-
sents 10% variation and σ = 0.2 represents 20% variation. The simulation results are
shown in Figs. 5.17 to 5.19. It can be observed that the error performance of the
TS-LDPC codes considering the eﬀect of mismatch is almost the same as the ideal
case.
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Figure 5.18: The error performance of (172,43) TS-LDPC code using MS decoding
algorithm in ideal case and with 10% and 20% mismatch

































Figure 5.19: The error performance of (120,75) TS-LDPC code using MS decoding
algorithm in ideal case and with 10% and 20% mismatch
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5.2.2 Oﬀset Current
Current buﬀers are the most common blocks in implementation of the MS algorithm.
Oﬀset current for current buﬀers is introduced by mismatch. Consider Fig. 5.20(a),
without mismatch, oﬀset current ﬂows from voltage supply to ground and does not
aﬀect the output. In Fig. 5.20(b) & (c), mismatch makes the current buﬀers un-
balanced. Therefore, the oﬀset current produces an input dependent oﬀset current
at the output. Assuming an unbalanced current buﬀer where x% mismatch changes
1 : 1 current buﬀer to 1 : 1+ |x| and 1 : 1−|x| buﬀers as shown in Fig. 5.20(b) & (c).
Therefore, based on the magnitude of the input current, oﬀset current and percentage
of mismatch, the magnitude and the direction of the output current can be changed.
This may result in changing of the sign or reliability of messages depending on the
application of the current buﬀer.
Since mismatch contributes to oﬀset current in current mirrors, in this work the
oﬀset current is modelled with a random variable with Gaussian distribution. To
observe the eﬀect of the oﬀset current on the error performance of the TS-LDPC
codes, a random variable with standard deviation of x% is added at the output of
the blocks. Moreover, the sign of the random variable is changed randomly with the
same standard deviation. It is assumed that current buﬀer blocks suﬀer from 10%
mismatch. The simulation results are depicted in Figs. 5.21 to 5.23. The simulation
results show that the error performance of the TS-LDPC codes considering the oﬀset
imperfection of analog decoders is almost the same as the ideal case.
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Figure 5.20: A simple current buﬀer without mismatch (a) and suﬀering from mis-
match (b) & (c)
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Figure 5.21: Bit Error Rate performance for (28,7) TS-LDPC code using MS algo-
rithm in ideal case and with oﬀset
































Figure 5.22: Bit Error Rate performance for (172,43) TS-LDPC code using MS algo-
rithm in ideal case and with oﬀset
81
































Figure 5.23: Bit Error Rate performance for (120,75) TS-LDPC code using MS algo-
rithm in ideal case and with oﬀset
5.2.3 Noise
In analog VLSI circuits the minimum applicable signal is limited by noise [85]. There
are two types of noise in analog circuits which are inherent noise and interference
noise. Inherent noise is a random signal generated by the device. This type of
noise can be reduced through a careful design but cannot be eliminated completely.
Interference noise is any undesired signal produced by other parts of the circuit or
coming from the surrounding world. Interference noise can be minimized by a careful
design, wiring and layout [86].
The main sources of inherent noise are ﬂicker and thermal noise of the MOS
transistor and thermal noise of the distributed resistors over the chip. The power
spectral density of ﬂicker noise is proportional to 1
f
. In high frequency circuits ﬂicker
noise can be ignored. Since in analog decoders the frequency is not very high, ﬂicker
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noise must be taken into account. The power spectral density of the thermal noise
is white and includes all the frequencies. The power spectral density of the thermal
noise depends on the resistance of the distributed resistors and channel resistor of the
MOS transistors [85].
The other important source of interference noise is the switching noise of the logic
gates and test board noise. Test board noise is mainly due to ground coupling of
analog design and digital design.
In this work, the eﬀect of the additive white Gaussian noise (AWGN) on the error
performance of TS-LDPC code is considered. The AWGN is modelled with a random
Gaussian variable added at the output of each block. This random variable has zero
mean and standard deviation σ. In our simulation AWG noises with σ = 0.1 and
σ = 0.2 are considered. The simulation results are shown in Figs. 5.24 to 5.26. It
can be observed that the noise does not change the error performance of TS-LDPC
codes signiﬁcantly.
It should be mentioned that in all of the simulations, random variables that are
representing the impairments are kept constant in each iteration.
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Figure 5.24: Bit Error Rate performance for (28,4) TS-LDPC code using MS algo-
rithm in ideal case and with noise 10% and 20%

































Figure 5.25: Bit Error Rate performance for (172,43) TS-LDPC code using MS algo-
rithm in ideal case and with noise 10% and 20%
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Figure 5.26: Bit Error Rate performance for (120,75) TS-LDPC code using MS algo-
rithm in ideal case and with noise 10% and 20%
5.3 Design Procedure for Analog Decoder Chip
Implementation
Based on the simulation results in the previous sections the design procedure for the
TS-LDPC analog decoder is discussed here. Designing the basic blocks of the Tanner
graph of the TS-LDPC code, check nodes and variable nodes, is the ﬁrst step toward
the design of the analog decoder chip. Utilizing the modelled analog impairments
in the error performance evaluation of the TS-LDPC decoders shows the eﬀect of
imperfections on the performance of the code. It can be observed that the typical
10% to 20% variation of the ideal case does not contribute to the degradation of
the error performance. This gives us a scope in designing check nodes and equality
nodes. It should be noted that a more precise model of analog impairments can
be achieved after the design of building blocks. The most important building block
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for implementing MS algorithm is the check node. The designed check node should
precisely implement the equation (4.7). This equation can be divided in two parts,
the sign multiplier and the magnitude minimizer. Design of the magnitude minimizer
is more crucial than the sign multiplier. As it has been mentioned previously, based
on the design of the minimizer the eﬀect of mismatch on the error performance of the
decoder at higher SNR can be severe. Therefore, re-designing of the minimizer is the
most important step. The re-designed minimizer module is evaluated based on the
speed, power consumption and accuracy. According to the evaluations, the minimizer
module is modiﬁed to meet the requirements. It is worth mentioning that there are
always trade-oﬀs between the speed, power consumption and accuracy. Therefore
the most suitable trade-oﬀ is chosen. Monte-Carlo simulations are performed on the
minimizer module to obtain the standard deviation of the mismatch. Based on the
mismatch statistics, error performance of the TS-LDPC decoder is evaluated through
Matlab simulations. According to the outcome of the simulations the minimizer
module is modiﬁed.
Equation (4.8) shows that the updating rule of the variable nodes is a simple
summation. Therefore, Kirchhoﬀ’s current Law (KCL) can be used for the variable
nodes of the Tanner graph. Having the building blocks, Tanner Graph of the designed
(120,75) TS-LDPC code is constructed. The speed, power consumption and the accu-
racy of the analog decoder is evaluated. The error performance of the decoder cannot
be tested using Cadence tools (Spectre). However based on the estimated imperfec-
tions of the analog decoder, the Matlab model of the TS-LDPC code can be modiﬁed
and simulated. A comparison based on accuracy, speed and power consumption is
made between the fabricated analog TS-LDPC decoder chip and the available MS
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algorithm based random LDPC decoder and its digital counterpart.
Power consumption is one of the important issues in any analog VLSI circuit. Ac-
cording to the discussion in previous sections, at higher SNR the number of iterations
required for messages to converge is less than the number of required iterations at
low SNR. This leads to a shorter convergence time in the analog decoder. However,
the designed decoder should accommodate the worst case (longer convergence time
at low SNR). Therefore, at high SNR; the decoder needs less time to converge, the
decoder circuit can be shut down for a period of time and waken up with the next
codeword.
The design procedure of the analog decoder is summarized in Fig. 5.27.
5.4 Conclusion
In this chapter it was assumed that there is a one to one relation between the iteration
numbers in digital iterative decoders and settling time of analog iterative decoders.
It was shown that an MS based TS-LDPC decoder does not many more iterations
compared to the decoder using the SP algorithm. Based on the relation between
number of iterations in digital decoders and settling time in analog decoders it can be
concluded that an MS based analog TS-LDPC decoder does not require more settling
time compared to SP-based decoders. Moreover it was observed that at high SNR
the number of iterations for MS algorithms and the SP algorithm are the same. This
means the same settling time in their analog counterparts. The eﬀect of decoding
with smaller number of iterations was also considered for TS-LDPC decoders. It was
shown that if the number of iterations are limited to 20, the loss in error performance






































Figure 5.27: The design procedure
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It was discussed that the error performance of analog decoders can be aﬀected
by analog impairments such as mismatch, oﬀset current and noise. Therefore these
imperfections should be tested in the context of TS-LDPC decoders to observe any
undesired impact on the error performance. For each analog imperfection case, a
model for simulation has been used. In each case, simulation results showed that the
degradation of error performance of TS-LDPC codes due to analog impairments is
negligible. Therefore, it can be concluded that the analog decoder of TS-LDPC code
using MS algorithm is robust against analog imperfections.
It has been discussed that analog impairments may result in signiﬁcant loss in error
performance of analog decoders [28]. To evaluate required speciﬁcation of the MS
algorithm building blocks (check nodes and variable nodes), tolerability of decoding
algorithm was simulated when analog impairments were changing the output of MS
algorithm building blocks. It was illustrated that the error performance of the decoder
is unchanged if impairments vary the output of the major blocks by 10% to 20%. This
gives us the safe margin in designing the variable nodes and check nodes. Based on
the tolerability margin of the simulated decoder to these imperfections, the analog
building blocks of the decoder are designed and modiﬁed as it will be shown in




TS-LDPC Analog Decoder Chip
and Input-Output Stages
In this chapter the architecture of the TS-LDPC analog decoder is proposed. For
the ﬁrst time a TS-LDPC analog decoder is studied, designed and fabricated. In this
design a TS-LDPC code with length of 120 bits is considered. To the best of our
knowledge, this analog decoder is the longest code length analog decoder designed
and fabricated so far. This sets a new state-of-the-art for analog decoding.
It should be noted that a top to bottom approach is used to discuss the architec-
ture and design of the proposed TS-LDPC analog decoder. The chapter starts with
the architecture of the proposed design followed by top level building blocks of the
decoder. Input and output stage blocks are discussed in detail.
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Figure 6.1: Main building blocks of the TS-LDPC analog decoder
6.1 TS-LDPC Analog Decoder Top Level Building
Blocks
In this section the building blocks of the decoder chip are discussed as shown in Fig.
6.1 which consists of an Input-Stage, an Analog-Decoder and an Output-Stage. In
total, 22 diﬀerent I/O pins are used in this chip as shown in Fig. 6.1. Description of
each pin is as follows:
• VDD (voltage): Analog power supply of 1.1V.
• VDD−D(voltage): Digital power supply of 1.2V.
• VDD−MSEU (voltage): Analog power supply of 0.9V.
• Iref (current): Analog current reference of 140nA.
• Iadj (current): Analog current reference of 100nA.
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• VSW (voltage): Switch for controlling the decoding procedure and decoding
time. This signal controls the bus connection between check-nodes and variable-
nodes. Before the decoding starts, this switch should be oﬀ (0V) to cut the con-
nection between variable-nodes and check-nodes. When the switch is connected
(1V) the decoding procedure starts.
• VSS: Ground.
• Data-in-Mode (voltage): Chip can receive data serially or through the bit-
stream pins. Data-in-Mode pin selects which method is used.
– If Data-in-Mode=1V: Serial input.
– If Data-in-Mode=0V: Semi-Serial input.
• Serial-in(voltage): This pin is utilized to transfer initial condition bits serially.
• Bit-stream < 1 : 6 > (voltage): Input data bits are sent semi-serially to
the decoder through Bit-stream1 to Bit-stream6 buses. Each data bus carries
120 bits corresponding to 20 channel symbols. Therefore bus 1 carries channel
symbols 1 to 20 and consequently bus 6 carries channels symbols 100 to 120
while each symbol is represented by 6 bits. Semi-serial mode is considered to
speed up the transferring rate by a factor of 6.
• clk-serial-in (voltage): Data are latched into input memory by the positive
edge of clk-serial-in.
• clk-Latch-Data-in (voltage): With the positive edge of this clock pulse, data
are captured at the latches connected to the output of memory cells.
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• clk-load-Ro1 (voltage): This clocking signal is used to save data into the ﬁrst
latch at the output.
• Latch-mode-Ro2 (voltage): The second latch at the output has the ability to
capture data in parallel and then serially output the saved data.
– If Latch-mode-Ro2=1V : Latch works in parallel input mode.
– If Latch-mode-Ro2=0V : Latch works in serial output mode.
• clk-Ro2 (voltage): This clock pulse is used to load the data into the second
latch and serially output the data.
• Serial-data-out (voltage): Serial data are transmitted on this pin.
• Early Termination Signal (ETS) (voltage): If the decoder comes to a deci-
sion in less than the nominal decoding time, this signal changes from 0 to 1V.
This signal may be used to power oﬀ the analog decoding modules. Using this
signal power dissipation of the chip can be improved. The other use of this
signal is for hand shaking. In this case, when ETS goes high, the output can
be captured at the output latch and new initial LLR values can be loaded into
the the chip.
In order to start decoding correctly, initial LLR values should be received by the
TS-LDPC analog decoder chip. In general, these data are in continuous-time mode
which can be categorized as analog values as given in equation (3.10). In this design,
due to the testing constraints, the initial LLR values are transmitted into the chip in
digital form. These digital LLR values are then converted to analog values utilizing
an Digital-to-Analog Converters (DAC) to be used in the analog decoder.
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The Input-Stage block is responsible for converting the received digital initial LLR
values to analog current mode signals. For 120-bit long decoder chip, 120 initial con-
dition values are required. Quantization of analog LLR values is one of the important
issues for any decoder which works with digital LLR values. During the quantization
process each analog value should be clipped to a level cth and then the clipped analog
value should be coded with some number of bits.
In order to ﬁnd the appropriate clipping level cth, the analog LLR values of the
(120,75) TS-LDPC code are clipped to values between two and ten. Simulation
results are shown in Fig. 6.2. It can be observed that if LLR values are clipped
to six or lower, then the error performance of the decoder degrades signiﬁcantly. If
LLR values are clipped to seven and higher the error performance is even improved
at higher SNR. Hence, in analog to digital conversion, the LLR values are clipped
to seven. After clipping the LLR values, each value should be quantized using some
number of bits. In Fig. 6.3, we have simulated the TS-LDPC decoder while the LLR
values are clipped to seven and then quantized from three to nine bits. Simulation
results show that if LLR values are mapped to between six and nine bits the loss in
error performance is negligible. Therefore, in this work 6-bit quantization of LLR
values is used to reduce the memory size and save the chip area.
It is assumed that the magnitude of each initial value can be represented by ﬁve
bits and the sign by the sixth bit. Therefore, six bits are used to represent each
initial value. In total, 720 bits should be transferred to the decoder chip in order to
have a complete set of initial condition values. As it was discussed, these bits can
be sent to the decoder serially or semi-serially through pins Serial-in or Bit-stream
< 1 : 6 > respectively. Pin Data-in-Mode selects the data transfer. Semi-serial mode
94








































Figure 6.2: Error Performance of (120,75) TS-LDPC code when clipping is applied








































Figure 6.3: Error Performance of (120,75) TS-LDPC code when LLR values are
clipped to seven and quantized to three to nine bits
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is considered to speed up the transferring process by a factor of 6. In this case,
bits 1-120 corresponding to initial conditions for variable nodes 1-20 are sent to Bit-
stream1, bits 121-240 corresponding to initial conditions for variable nodes 21-40 are
sent to Bit-stream2 and so on. Data are loaded into memory cells by the positive
edges of the clock pulse clk-serial-in. When all 720 bits are stored into memory cells,
with positive edge of clk-Latch-Data-in stored data are captured by a latch designed
to keep a valid initial condition for one complete decoding cycle. The outputs of
this block (120 outputs) are analog current mode signals which are connected to the
inputs of the next block.
The Analog-Decoder block is the analog heart of the decoder chip. This block is
responsible for performing the Min-Sum algorithm on the received channel observa-
tions (initial values) and report the results to the Output-Stage. As mentioned before,
the Inputs of the analog block are current mode signals provided by the Input-Stage
block. If the decoding is successfully done or a certain settling time passes, outputs
are captured by the Output-Stage block.
The Analog-Decoder block is a physical representation of the (120,75) TS-LDPC
code’s Tanner graph. The Tanner graph associated with the designed TS-LDPC
code is shown in Fig. 6.4. To have a better realization of the graph, the interleaver
part is shown brieﬂy and only a few sample connections are depicted. In this ﬁgure,
only variable nodes, check nodes and connections between these set of nodes are
presented. A snapshot of variable node 1 is illustrated in Fig. 6.5. As it can be seen
the connections between initial conditions (obtained by using equation (3.10)) and
variable nodes are one directional while the connections between variable nodes and
check nodes are bidirectional. As discussed in Chapter 3, when the decision has been
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Figure 6.4: Tanner graph associated to (120,75) TS-LDPC code
Figure 6.5: A Snap shot of variable node 1 with complete connections
made, ĉi is the sign of the summation of signals received by the variable node i. This
decoded bit is stored in a memory cell located in the output stage.
If the decoding is done successfully before the maximum settling time is reached
then the Early Termination Signal (ETS) is activated. Upon activation of this signal,
the analog decoder block may be shut-down using oﬀ-chip circuitry to reduce the
total power consumption of the chip. It should be noted that the shut-down process
starts after storing the decoded bits at the output memory and the decoder restarts
operating when new received data are available for decoding.
The Output-Stage block consists of two latches: one is a parallel latch R1 and the
other one is a parallel-in/serial-out latch R2. When the analog decoder has concluded
the decoding, the decoded bits are captured by the Output-Stage block. This occurs
at the positive edge of clk-load-Ro1. At this stage the decoded bits are saved into the
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ﬁrst register R1. To transfer decoded data out of the chip, the bits loaded into the
register R1 should be saved into the second register R2. If Latch−mode−Ro2 = 1V
and clk− load−Ro2 changes from low to high, data are loaded into register R2. The
stored decoded codeword in R2, can be sent to the oﬀ-chip module serially with the
positive edge of clk − load−Ro2 when Latch−mode−Ro2 = 0V .
It should be noted that to minimize the power supply noise of the digital part
on the analog circuitry, two separate voltage sources are considered. The voltage
supplies VDD and VDD−D are used for analog and digital circuits, respectively.
6.2 Input-Stage of the Analog Decoder
In this section, the Input-Stage block is discussed in details. Architecture, building
blocks and circuit schematics are presented as well. The Input-Stage is comprised of
two blocks: Memory block and Latch-DAC-MSCU block converter as shown in Fig.
6.6.
6.2.1 Memory Block
As discussed in Section 6.1, 720 initial bits are transferred to the memory block
serially or semi-serially and stored in 720 memory cells. Memory cells are organized
in six banks of 120 cells. Each bank of 120-cell memory is shown in Fig. 6.7, which
consists of 120 Flip Flops (FF). Flip ﬂops in this ﬁgure are D-type FF and are chosen
from the standard cell library of TSMC 90nm under name of DFQD1. The ﬁrst FF is
integrated with a 2:1 multiplxer and therefore, each memory bank is accepting inputs
from two diﬀerent sources: from the output of the previous register (in serial mode)
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Figure 6.6: Input-Stage block of the decoder
Figure 6.7: A memory bank
or from the oﬀ-chip source (in semi-serial mode). Also, it can be seen that after
each 10 FFs, six delay components are used in series on the data line and two delay
elements are used in the clock line. In this way we assure that we have valid data
to be captured by the next FF. The delay elements on the data line and the clock
line are the NOT gates which are selected from standard cell library under names of
INVD0 and INVD2, respectively.
Fig. 6.8 shows a 720-cell memory architecture. This memory consists of six 120-
register banks. Some delay elements are used in this design. Delay elements on data
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Figure 6.8: 720-cell memory
lines are utilized to maintain valid set-up time, while elements on the clock and mode
lines are used to deliver valid signals. It should be noted that delay elements are
employed to compensate the eﬀects of long wires in the chip layout. As previously
mentioned, the delay elements on the data and the clock lines are the NOT gates
which are available in the standard cell library under names of INVD0 and INVD8,
respectively.
6.2.2 Latch-DAC-MSCU Block
In this part, the architecture and design of the Latch-DAC-MSCU block shown in
Fig. 6.6 are discussed. This block is responsible to convert 720 digital bits cor-
responding to initial conditions (Bits < 0 : 719 >) to 120 current mode signals
(I0<0:119>). As mentioned earlier, to represent each initial condition signal, six bits
are required. Therefore each cell of Latch-DAC-MSCU deals with six bits and one
output signal is produced. Consequently, Latch-DAC-MSCU block is comprised of
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Figure 6.9: Latch-DAC-MSCU cell
120 cells. One Latch-DAC-MSCU cell is shown in Fig 6.9. Each cell requires a refer-
ence current (Iref ). This current is provided by an oﬀ-chip current Iref as shown in
the pin arrangement of the decoder chip in Fig. 6.1. To deliver equal Iref current to
all Latch-DAC-MSCU cells, the oﬀ-chip current should be mirrored through a 1:120
current mirror. This current mirror is designed using a 1:12 N-type and twelve 1:10
P-type current mirrors.
To facilitate chip layout, a block consisting of 10 Latch-DAC-MSCU cells is con-
sidered. Fig. 6.10 shows the architecture of this block. In Fig. 6.10, a 1:10 P-type
current mirror is responsible for distributing Iref current to the 10 Latch-DAC-MSCU
cells in the block.
Complete architecture of the Latch-DAC-MSCU block is shown in Fig. 6.11.
The required 120 Latch-DAC-MSCU cells are implemented using 12 blocks of 10-cell
Latch-DAC-MSCU as represented in Fig. 6.10. In this ﬁgure, there are 720 inputs
and 120 outputs. A 1:12 N-type current mirror is considered to distribute the same
reference current to each block. As discussed before, each current will be mirrored
again by a 1:10 P-type current mirror to provide almost the same reference current
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Figure 6.10: 10-cell Latch-DAC-MSCU block
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to each Latch-DAC-MSCU cell. Moreover, the buﬀers shown in this design are used
to compensate the eﬀects of wiring in the layout ﬂoor plan.
6.2.3 Design and Schematic of a Latch-DAC-MSCU Cell
Fig. 6.9 shows a Latch-DAC-MSCU cell. In this block a 6-bit latch, one Digital-to-
Analog converter (DAC) and one Magnitude and Sign Combiner Unit (MSCU) are
utilized. The architecture of a Latch-DAC-MSCU cell is illustrated in Fig. 6.12. The
design of these building blocks are discussed in the following paragraphs:
6-bit Latch
The architecture of a 6-bit latch is shown in Fig. 6.13. In this design six D-type
ﬂip ﬂops selected from the standard cell library of TSMC 90nm technology are used.
The delay element is used after the sixth latch is to ensure that a reconstructed clock
pulse is available for the next 6-bit latch block.
Digital-to-Analog Converter
As discussed before, the initial conditions are sent to the chip as binary information.
The magnitudes of initial conditions are represented by ﬁve bits while the sixth bit
shows the sign of initial condition. On the other hand, to perform analog decoding,
current mode initial conditions are required. Therefore, initial conditions should be
converted to analog current signals. To do this, a digital-to-analog converter (DAC)
is required.
There are several choices for DAC structure such as: current switched DACs,
binary weighted DACs, segmented DACs, R2R ladder DACs and delta-sigma DACs.
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Figure 6.11: Architecture of Latch-DAC-MSCU
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Figure 6.12: Architecture of a Latch-DAC-MSCU cell
Figure 6.13: Design of a 6-bit latch
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Figure 6.14: Binary weighted DACs structure
The objective is to ﬁnd a relatively simple, small and accurate DAC. Based on the
discussion in Section 6.1, since the DAC requires only 5-bit resolution the best choice
is a binary weighted DAC (binary weighted current sources DAC ). The structure
of these DACs is shown in Fig. 6.14. The advantages of binary weighted DACs are
their simple structure and low number of required switches. The disadvantage of this
type of DAC is that their Diﬀerential Non-Linearity (DNL) is high. In other words,
inaccuracy due to mismatch can be high, making them unsuitable for high resolution
DACs.
Based on Fig. 6.14, 5 current sources are required for a 5-bit resolution DAC.
Another parameter which needs to be designed is Ir. In Section 6.1 we have shown
that the analog decoder can decode the received codeword correctly if the maximum
LLR values are limited to 7. In this design the maximum Iout corresponding to DAC
word ”11111” is 1085nA. Therefore, each LLR maps to 155nA. It means that 155nA,
310nA, 465nA, ... represent LLR of 1, 2, 3, ..., respectively. On the other hand
each bit corresponds to 35nA. Hence, Ir in Fig. 6.14 is 35nA. The schematic of the
designed DAC is illustrated in Fig. 6.15.
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Figure 6.15: Binary weighted DACs structure
In Fig. 6.15, the transistors at the top of the schematic act as switches, while
transistors used in the cascode structure at the bottom of the circuit act as current
sources. At ﬁrst, digital data B1, B2, B3, B4 and B5 are applied to NOT gates,
chosen from the standard cell library, to obtain signals NB1, NB2, NB3, NB4 and
NB5. These signals are connected to the gates of the switches. If the signal is
high (Bi = 1V ), the switch is on and VDS of that particular switch is close to zero.
Therefore, the current source is connected to Iout. On the other hand, NBi = 0V and
the corresponding switch is oﬀ. In the same way if Bj = 0 then NBj = 1, therefore
the current is disconnected from Iout and it is connected to VDD. Transistor sizes are





Iref in Fig. 6.15 is provided by an oﬀ-chip source through the current mirrors.
Due to oﬀset current of parallel paths and limitation in oﬀ-chip current source, Iref
is chosen to be at least 4 times bigger than the current required for DAC operation.
Therefore, Iref is 140nA and it scales down to 35nA required for the DAC.
It should be noted that all the switches in the DAC schematic are low threshold
voltage transistors while the rest are high threshold transistors. In TSMC 90nm
technology transistors with three diﬀerent threshold voltages are available. These
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transistors are:
Transistor type Threshold voltage
Standard threshold voltage (SVT) 313 mV
Low threshold voltage (LVT) 208 mV
High threshold voltage (HVT) 424 mV
Table 6.1: Transistors vs their threshold voltage
The designed DAC unit has been simulated using Spectre. Simulation results are
summarized in the Table 6.2.
Ideal Case Simulation result
Iref 140nA 141nA
Ir 35nA 35.74nA
2× Ir 70nA 70.17nA
4× Ir 140nA 140.1nA
8× Ir 280nA 280.6nA
16× Ir 560nA 561.2nA
Table 6.2: Spectre simulation results for DAC unit without mismatch while the out-





for the worst case σnorm =
σ
AV G
Td(L→H) Td(H→L)(over 100 iterations)
0 0 0 0 1 10.69% 4.06% 71 ns 37 ns
1 0 0 0 0 8.67% 3.07% 18 ns 3 ns
1 1 0 0 0 9.13% 3.15% 14.6 ns 6.8 ns
0 0 0 1 1 8.02% 3.28% 25 ns 15 ns
0 0 1 1 0 8.25% 3.25% 16 ns 10 ns
0 1 1 1 1 8.86% 3.25% 15 ns 8.5 ns
Table 6.3: Mismatch simulation results for DAC unit
Mismatch analysis have been performed on the DAC unit. Simulation results for
some sample DAC words are shown in Table 6.3. ΔI is the diﬀerence between the
ideal case (no mismatch) and the case with mismatch. The current I represents the
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Figure 6.16: Current direction convention
ideal case (no mismatch). Also σnorm is the standard deviation of mismatch over the
average of mismatch. Moreover, Table 6.3 shows transient response of the DAC unit
where Td(L→H) is the time delay when Iout changes its state from low to high and
Td(H→L) is the case when Iout changes from high to low.
Magnitude and Sign Combiner Unit (MSCU) for DAC
Before discussing the MSCU, a positive and a negative current direction should be
deﬁned. Fig. 6.16 shows the direction for a positive current. Any current which ﬂows
in the opposite direction of i is negative.
One of the most commonly used blocks in the TS-LDPC analog decoder is the
current mirror. Current mirrors conduct current in one of the two forms shown in
Fig. 6.17. If we write a KCL on the super node identiﬁed with the dashed line in
Fig. 6.17(a), we have,
−i1 − i2 = 0 −→ i2 = −i1. (6.1)
In the same way, if we write a kcl on the super node in Fig. 6.17(b), we have,
i1 + i2 = 0 −→ i2 = −i1. (6.2)
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Therefore, it can be concluded that for each current mirror, input and output currents
have the same magnitude but in opposite directions. The current mirror in Fig.
6.17(a) represents an N-type current mirror while Fig. 6.17(b) corresponds to a P-
type current mirror. In this design, we use a cascode current mirrors as illustrated
in Fig. 6.18. It can be seen that the module in Fig. 6.17(a) works like the N-type
current mirror of Fig. 6.18(a). Also, the module shown in Fig. 6.17(b) corresponds to
the P-type current mirror of Fig. 6.18(b). Based on the current direction convention
agreed in Fig. 6.16, N-type mirrors are used for positive currents while their output
has negative direction and P-type mirrors are utilized for negative currents and their
outputs currents are positive. It should be noted that both i1 and i2 in Fig. 6.17 are
positive quantities. It can be summarized that current mirrors, regardless of their
type, have the the same magnitude but opposite direction.
Figure 6.17: Current direction in current mirrors
As already discussed, the magnitude of the initial condition is converted to an
analog current using the DAC unit. Fig. 6.9 shows that the output current of the
DAC unit passes to the MSCU block along with the sign bit. The MSCU block is
responsible for combining the magnitude and sign of the initial condition. In fact the
MSCU block decides on the direction of current according to the sign bit received
by the decoder. Based on the current direction convention deﬁned above, the output
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Figure 6.18: Cascode current mirrors (a) N-type (b) P-type
Figure 6.19: MSCU block’s output based on the sign bit and DAC current
of the MSCU should be a positive current if the sign bit (the sixth bit of the initial
condition word) is 0 and the current should be negative if the sign bit is 1. Fig. 6.19
shows these two possible scenarios. It can be observed that the output current of
DAC is always negative, regardless of the sign of the DAC word.
Fig. 6.20 demonstrates the schematic of the MSCU block. This unit is designed
specially to be used along with the DAC. The sign bit (B6) passes through a NOT gate
to obtain NB6 signal. B6 and NB6 voltages control the gates of the complementary
switch. If DAC word is positive then B6 is 0 and consequently NB6 is 1. Therefore,
the upper complementary switch is on and current ﬂows in the solid line direction
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Figure 6.20: Magnitude and Sign Combiner Unit schematic
which results in positive current. If DAC word is negative, then lower complementary
switch is on and current ﬂows in the direction of dashed line, resulting a negative
current at the output. The key point is that two complementary switches cannot be
on simultaneously. It should be noted that the complementary switch is used to be
able to conduct current entirely in one branch while current in the other branch is
completely cut. That means current ﬂows either in the solid line direction or in the
dashed line direction.
6.3 Output Stage of Analog Decoder
The last block of the top level schematic presented in Fig. 6.1 is the Output-Stage
block. This block is responsible for capturing the estimated coded bits ĉ and transmit
these bits to an oﬀ-chip module. As it is shown in Fig. 6.21, the Output-Stage block
consists of two 120-bit memory blocks as follows:
1. 120-bit parallel latch
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Figure 6.21: Output stage block
2. 120-bit serial/parallel latch
The 120-bit parallel latch consists of 120 latch blocks as shown in Fig. 6.22. To
have perfect clocking, repeaters (NOT gates) are provided after every 10 latches. In
the same way, the 120-bit serial/parallel latch block is designed. This latch is designed
to have a capability of capturing the data and serially send the stored information
to an oﬀ-chip module. Therefore, while the decoder is doing the decoding process,
the data can be transferred to the oﬀ-chip module. If Latch-mod-Ro2=1V, with the
positive edge of the clk-Ro2 the parallel data is captured in the latch block. If Latch-
mod-Ro2=0V then with the positive edge of the clock, 0 enters to the 120th latch
and the data stored in the ﬁrst latch is sent to the oﬀ-chip module. Fig. 6.23 shows
the scheme of the 120-bit serial/parallel latch. Due to the layout plan, after every 10
latches a repeater (NOT gates) are provided to assure a valid signal at the input of
the next latch.
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Figure 6.22: 120-bit parallel latch block
Figure 6.23: 120-bit serial/parallel latch block
6.4 Conclusion
In this chapter, the architecture and structure of the designed chip was proposed.
It has been shown that the decoder chip consists of one analog decoder heart and
two digital input and output stage blocks required to deliver the received signal to
the analog decoder and transfer the estimated codedwords to the oﬀ-chip modules,
respectively. Basics for adapting communication deﬁnitions such as LLR values to
the physical values such current and voltage have been described. In this chapter, the
structure of the input and output stages of the decoder chip was discussed. Circuit
level designs of these blocks were illustrated in detail. The decoder analog heart will
be discussed in Chapter 7.
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Chapter 7
Design and Implementation of
TS-LDPC Analog Decoder
In this chapter, the design and implementation of the Analog-Decoder block (Fig.
6.1) which is the analog heart of the decoder is discussed. The Analog-Decoder block
is responsible for performing the decoding process based on the Min-Sum algorithm
introduced in Chapter 4. This block receives analog initial conditions from the Input-
Stage block or speciﬁcally MSCU units. After a certain time, known as decoding
settling time (Td), the hard-decided values (estimated codeword ĉ) are captured by a
120-cell latch at the Output-Stage block.
In this thesis the analog decoder for a (120,75) TS-LDPC code is designed and
implemented. The Tanner Graph of such a code is illustrated in Fig. 6.4. This
graph consists of two main building blocks: variable (VA) nodes and check (CHK)
nodes. The number of required variable nodes is the same as the codeword length
N and number of check nodes is the same as the number of parity check equations.
Therefore, 120 variable nodes and N −K = 45 CHK nodes are required. The circuit
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level architecture of VA nodes and CHK nodes is presented. In this chapter, VA node
and CHK node circuits are simulated using Spectre. Based on the simulation results
the designs are modiﬁed in order to achieve the required performance. Moreover,
circuits are simulated in the presence of mismatch. It is observed that the variation
of the output of each block is in the acceptable range deﬁned in Chapter 5.
7.1 Architecture and Design of the Variable Node
Variable nodes are designed to perform equations 4.8 and 4.9. Both of these equations
deal with the summation operation. Therefore variable nodes should perform addition
task. If multiple wires carrying analog currents are connected together the resultant
current follows Kirchhoﬀ’s current law. Therefore, variable nodes can be seen as a
connection of wires carrying currents from check nodes to variable nodes. As discussed
in Chapter 6, LLR messages M are represented by currents I as,
I = 155nA×M. (7.1)
A snapshot of a variable node 1 is illustrated in Fig. 7.1 . It is observed that
both inputs and outputs of the analog decoder are connected to the variable nodes.
Assume ICH1→V1 , ICH2→V1 and ICH3→V1 are currents from CHK 1, CHK 2 and CHK
3 to VA 1, respectively and I01 is the initial condition from the Input-Stage block
while IV1 is the current that goes to the hard decision module. As discussed before,
currents are acting as the LLR messages from check nodes to variable nodes and
vice versa. Therefore, currents ICH1→V1 , ICH2→V1 , ICH3→V1 , I
0
1 and IV1 represent
MCH1→V1 , MCH2→V1 , MCH3→V1 , M
0
1 and MV1 , respectively. In Fig. 7.1, using KCL
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Figure 7.1: Snapshot of Variable node 1
Figure 7.2: Implementation of bidirectional connections for variable node 1
IV1 = I
0
1 + ICH1→V1 + ICH2→V1 + ICH3→V1 . This exactly implements equation 4.9 for
variable node 1.
All the connections between variable nodes and check nodes are bi-directional
connections. This means that currents can ﬂow from a VA node to a CHK node and
vice versa. Since, bi-directional connection is not physically feasible, we can assume
that there is a one-way connection from CHK node to VA node and a one-way wire
from VA to CHK node. This is shown in Fig. 7.2.
As mentioned in Chapter 4, during phase 2 of the Min-Sum algorithm messages
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Figure 7.3: The circuit which performs equation 7.2
(currents) are sent from CHK nodes to VA nodes then VA nodes update their state
and send back the new information to the CHK nodes based on equation 4.8. Let’s




1 + ICH2→V1 + ICH3→V1
IV1→CH2 = I
0
1 + ICH1→V1 + ICH3→V1
IV1→CH3 = I
0
1 + ICH1→V1 + ICH2→V1 .
(7.2)
These equations can be implemented using the circuit as shown in Fig. 7.3.
Now, let’s expand equation 4.9 with respect to VA node1.
IV1 = I
0
1 + ICH1→V1 + ICH2→V1 + ICH3→V1 (7.3)
Comparing equations 7.2 and 7.3, we can derive new expressions for message updating
in VA node 1 as follows,
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Figure 7.4: Architecture of variable node 1
IV1→CH1 = IV1 − ICH1→V1
IV1→CH2 = IV1 − ICH2→V1
IV1→CH3 = IV1 − ICH3→V1 .
(7.4)
In these new expressions we reuse current IV1 to update the variable node message.
In this case, we can save some circuitry and wiring which results in saving die area.
Equation 7.4 can be generalized for VA node message updating sequence as follows,
IVi→CHj = IVi − ICHj→Vi (7.5)
Implementation of VA node 1 using the new expression is shown in Fig. 7.4. In
this ﬁgure, summation of signals and current carried by a wire with gain of -1, denote
the subtraction.
As discussed before, LLR messages can be positive or negative. Consequently the
currents representing LLR messages are either positive or negative. Therefore, the
119
Figure 7.5: Architecture of a current buﬀer
current mirrors in Fig. 7.4 must handle both positive and negative currents. To do
this, a combination of N-type and P-type current mirrors should be used where P-type
mirror is connected to VDD and N-type current mirror is at the bottom. This circuit
is called current buﬀer. Fig. 7.5 shows a sample current buﬀer. It has been discussed
that current mirrors replicate the input current at the output in the opposite direction
(Iout = −Iin). In current buﬀers, the positive current (Iin > 0) is handled by the N-
type mirror and the P-type mirror deals with the negative current (Iin < 0). N-type
and P-type mirrors can be designed to be robust against mismatch, noise and non-
linearity. In this thesis, cascode current mirrors in Fig. 6.18, are used in the current
buﬀer structure. Fig. 7.6 illustrates circuitry of a current buﬀer. To implement the
VA node structure 1:4 and 1:2 current buﬀers are required. The schematics of these
current buﬀers are depicted in Fig. 7.7. It should be noted that all the transistors
used in the current buﬀers are LVT transistors.
Based on the current buﬀers illustrated in Figs. 7.6 -7.7, we design the structure
of a variable node. The structure of a variable node with degree of 3 is implemented
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Figure 7.6: One-input one-output (1:1) current buﬀer
Figure 7.7: Circuitry level scheme of: (a) one-input two-output (1:2) current buﬀer
(b) one-input four-output (1:4) current buﬀer
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Figure 7.8: Circuit level structure of variable node 1
in Fig. 7.8. The currents at the end of the ﬁrst stage of the current mirrors are
replicas of the input current but in opposite direction. These currents are added up
at node 1, according to the equation 4.9, the summed current is −IVi . When this
current passes through the second current mirror the output is IVi . At node 2, IVi
and the negative of the inputs are summed, this simulates the subtraction in equation
7.5.
We may use a hard decision to decide on the estimated coded bit based on equation
4.10. To make the decision, the current IVi is passed through a NOT gate. If the
current is positive the parasitic capacitance at the input of the NOT gate is charged
up, therefore the output is 0V. If the current is negative then the parasitic capacitance
at the input of the gate is discharged and the output voltage or ĉi is 1V. This scenario
is depicted in Fig. 7.9. The estimated codeword is captured after passing the settling
time.
Variable nodes are simulated using Spectre. Two snapshots of the DC analysis
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Figure 7.9: Decision making scenario
results are shown in Figs. 7.10 and 7.11. In Fig.7.10, initial condition I0V1 is +500nA,
ICH1→V1 is +100nA, ICH3→V1 is +300nA and ICH2→V1 changes from−1.5μA to +1.5μA.
It can be observed that the output current from the VA node 1 to the CHK node
1 (ICH1→V1) is the summation of all the signals except ICH1→V1 and changes from
−700nA (−1.5μA + 300nA + 500nA = −700nA) to 2300nA (+1.5μA + 300nA +
500nA = 2300nA). The voltage ĉi, the estimated coded bit, is high when the summa-
tion of all currents is negative and it changes its state to low when the summation of
all currents is positive. In Fig. 7.11, ICH2→V1 changes from 1.5μA to −1.5μA. In this
case ICH1→V1 changes from 2300nA (1.5μA+ 300nA+ 500nA = 2300nA) to −700nA
(−1.5μA + 300nA + 500nA = −700nA). When the summation of the currents are
positive then ĉi is low and when the summation of the currents changes its direction
ĉi changes its value to high. Moreover, transient analysis is performed on the VA
node circuit. One snap shot of the transient analysis is shown in Fig. 7.12. It is
observed that the rise time is 26ns and the fall time is 34ns. At lower input currents
the rise time is increased to 27.5ns and fall time is decreased to 30ns. The rise/fall
time is deﬁned as the time that the signal reaches to 90% of its ﬁnal value.
Mismatch simulations are done for the variable node in Fig. 7.8 with 100 samples
and results are summarized in table 7.1. It is noticed that the maximum variation
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Figure 7.10: DC analysis on variable node 1-snapshot 1
Figure 7.11: DC analysis on variable node 1-snapshot 2
124
Figure 7.12: Transient analysis on variable node
due to mismatch satisﬁes the acceptable range deﬁned in Chapter 5. From this, it is
concluded that the eﬀect of mismatch on VA nodes does not contribute to inaccuracy





for the worst case σnorm =
σ
AV G
−1.5μA → +1.5μA 19.5% 12.3%
+1.5μA → −1.5μA 19.18% 13.88%
Table 7.1: Mismatch simulation results for Variable node unit
7.2 Architecture and Design of the Check Node
The check node’s structure is the most complicated module in the design of the analog
decoder performing Min-Sum algorithm. Check nodes update their messages based
on equation 4.7. To compute the outgoing message of a check node j to variable node
i, the following operations are performed:
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1. Separate sign and magnitude of input signals.
2. Multiply the signs of all the received signals except the received signal from VA
node i.
3. Find the minimum of the magnitudes of all the received signals except the
received signal from VA node i.
















For the (120,75) TS-LDPC code, the degree of the check node is 8. It means that
each check node is connected to 8 diﬀerent variable nodes. CHK node j sends and
receives messages from VA nodes through 8 bi-directional connections. Let’s consider
CHK node 1 in Fig. 6.4 as an example. This CHK node collects information from the
VA nodes 1, 2, 3, 4, 5, 6, 7 and 120 then sends new information back to the variable
nodes. Based on equation 7.6, the details of message updating are as follows,
ICH1→V1 = [sign(IV2 → ICH1)× sign(IV3 → ICH1)× sign(IV4 → ICH1)
× sign(IV5 → ICH1)× sign(IV6 → ICH1)× sign(IV7 → ICH1)
× sign(IV120 → ICH1)] ·min(|IV2 → ICH1 |, |IV3 → ICH1 |,
|IV4 → ICH1 |, |IV5 → ICH1 |, |IV6 → ICH1 |, |IV7 → ICH1|,
|IV120 → ICH1 |)
(7.7)
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ICH1→V2 = [sign(IV1 → ICH1)× sign(IV3 → ICH1)× sign(IV4 → ICH1)
× sign(IV5 → ICH1)× sign(IV6 → ICH1)× sign(IV7 → ICH1)
× sign(IV120 → ICH1)] ·min(|IV2 → ICH1 |, |IV2 → ICH1 |,
|IV4 → ICH1 |, |IV5 → ICH1 |, |IV6 → ICH1 |, |IV7 → ICH1|,
|IV120 → ICH1 |)
(7.8)
ICH1→V3 = [sign(IV1 → ICH1)× sign(IV2 → ICH1)× sign(IV4 → ICH1)
× sign(IV5 → ICH1)× sign(IV6 → ICH1)× sign(IV7 → ICH1)
× sign(IV120 → ICH1)] ·min(|IV1 → ICH1 |, |IV2 → ICH1 |,
|IV4 → ICH1 |, |IV5 → ICH1 |, |IV6 → ICH1 |, |IV7 → ICH1|,
|IV120 → ICH1 |)
(7.9)
ICH1→V4 = [sign(IV1 → ICH1)× sign(IV2 → ICH1)× sign(IV3 → ICH1)
× sign(IV5 → ICH1)× sign(IV6 → ICH1)× sign(IV7 → ICH1)
× sign(IV120 → ICH1)] ·min(|IV1 → ICH1|, |IV2 → ICH1 |,
|IV3 → ICH1 |, |IV5 → ICH1 |, |IV6 → ICH1|, |IV7 → ICH1 |,
|IV120 → ICH1 |)
(7.10)
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ICH1→V5 = [sign(IV1 → ICH1)× sign(IV2 → ICH1)× sign(IV3 → ICH1)
× sign(IV4 → ICH1)× sign(IV6 → ICH1)× sign(IV7 → ICH1)
× sign(IV120 → ICH1)] ·min(|IV1 → ICH1|, |IV2 → ICH1 |,
|IV3 → ICH1 |, |IV4 → ICH1 |, |IV6 → ICH1|, |IV7 → ICH1 |,
|IV120 → ICH1 |)
(7.11)
ICH1→V5 = [sign(IV1 → ICH1)× sign(IV2 → ICH1)× sign(IV3 → ICH1)
× sign(IV4 → ICH1)× sign(IV5 → ICH1)× sign(IV7 → ICH1)
× sign(IV120 → ICH1)] ·min(|IV1 → ICH1|, |IV2 → ICH1 |,
|IV3 → ICH1 |, |IV4 → ICH1 |, |IV5 → ICH1|, |IV7 → ICH1 |,
|IV120 → ICH1 |)
(7.12)
ICH1→V5 = [sign(IV1 → ICH1)× sign(IV2 → ICH1)× sign(IV3 → ICH1)
× sign(IV4 → ICH1)× sign(IV5 → ICH1)× sign(IV6 → ICH1)
× sign(IV120 → ICH1)] ·min(|IV1 → ICH1|, |IV2 → ICH1 |,
|IV3 → ICH1 |, |IV4 → ICH1 |, |MV5 → MCH1 |, |MV6 → MCH1 |,
|MV120 → MCH1 |)
(7.13)
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ICH1→V5 = [sign(IV1 → ICH1)× sign(IV2 → ICH1)× sign(IV3 → ICH1)
× sign(IV4 → ICH1)× sign(IV5 → ICH1)× sign(IV6 → ICH1)
× sign(IV7 → ICH1)] ·min(|IV1 → ICH1 |, |IV2 → ICH1 |,
|IV3 → ICH1 |, |IV4 → ICH1 |, |IV5 → ICH1|, |IV6 → ICH1 |,
|IV7 → ICH1 |).
(7.14)
We can break a signal into its magnitude and sign in a Sign and Magnitude
Extractor Unit (MSEU). A Sign and Magnitude Combiner Unit (MSCU) collects
the magnitude and based on the received sign, the output is produced. Finally a
minimizer unit is responsible for ﬁnding the minimum value of its inputs and copying
the minimum input at the output. The complementary sign (Sign) of a current can
be saved and treated as a Sign bit. If the current is positive the sign is 0V and Sign
is 1V. In the same way, if the current is negative the sign is 1V and Sign is 0V. In
this case, multiplying the signs is equivalent of XORing the sign bits or XNORing
the Sign bits. The architecture of the circuit performing equation 7.7 is shown in
Fig. 7.13.
The check node circuit should be able to perform required operations in equations
7.7 - 7.14. A complete CHK node can be implemented with the same concept as
the circuit in Fig. 7.13. Considering equations 7.7 - 7.14, it can be observed that
the sign and magnitude of each of the inputs of the CHK node is used 7 times to
obtain 7 diﬀerent outputs. To reuse a current mode signal, a current mirror should
be employed. However, a voltage mode signal can be reused easily by making a direct
connection to the desired voltage. Therefore, to reuse the magnitude of each of the
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signals (currents) in 7 diﬀerent places a 1:7 P-type current mirror is used. Since the
sign of the input signals are represented in the form of voltage, the sign bit can be
used in 7 diﬀerent modules by simply crossing over connections.
Based on the above discussion and considering the circuit shown in Fig. 7.7 the
architecture of a degree 8 CHK node is illustrated in Fig. 7.14. Three main blocks
are used in this design:
1. Sign and Magnitude Extractor Unit (MSEU)
2. Minimizer
3. Sign and Magnitude Combiner Unit (MSCU)
The details of these blocks are presented in the following sections.
Switches at the input of variable nodes and check nodes in Figs. 7.14 and 7.8
are provided to control the decoding time Td. By closing the switches operated by
VSW , the analog processor starts decoding. Currents representing LLRs start ﬂowing
between variable nodes and check nodes. At the end of each decoding cycle, following
a decoding time, Td, switches are opened to reset the analog decoder module. This
is necessary to start an unbiased decoding process.
The design of the 1:7 P-type current mirror is shown in Fig. 7.15. The 7-input
XNOR gates are designed using the XNOR gates available in the standard cell libraries
of the TSMC90nm technology. The design of a 7-input XNOR gate is depicted in
Fig. 7.16. NOT gates are directly chosen from the standard cell library.
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Figure 7.13: Architecture of the circuit performing equation 7.7
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Figure 7.14: Architecture of the check node 1
Figure 7.15: One-input seven-output (1:7) P-type current mirror
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Figure 7.16: Design of a 7-input XNOR gate
7.2.1 Magnitude and Sign Extractor Unit (MSEU)
In equation 7.6, the sign and magnitude of the messages are treated separately. There-
fore, for the ﬁrst step magnitude and sign of the signal should be separated. The
Magnitude and Sign Extractor Unit (MSEU) is designed to separate magnitude and
sign of signals. The architecture of the MSE block is depicted in Fig. 7.17. This
architecture is inspired by a circuit introduced in [28]. Fig. 7.14 shows that MSEU is
followed by a P-type current mirror. This means that the MSEU sinks the current.
In Fig. 7.17, regardless of the direction of the input current the output is negative
or it sinks the current. Since the MSEU block should accommodate both positive
and negative currents, the input stage should be a current buﬀer. Moreover, Fig.
7.17 illustrates that the output of the sign extractor unit is the complementary sign
(Sign). The sign extractor unit is comprised of two NOT gates as shown in Fig. 7.18.
Two consecutive NOT gates are used to have a stable voltage at the output of the
unit.
The circuit level design of the MSEU block is shown in Fig. 7.19. The input
current i can be positive (solid line) or negative (dashed line). Positive current ﬂows
to the N-type cascode current mirror which results in activation of the two cascade
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Figure 7.17: Architecture of the Sign and Magnitude Extractor Unit (MSEU)
P-type and N-type current mirrors at the bottom branch, respectively. Negative
currents (dashed line) sinks the current from the P-type current mirror at the top
and results in activation of the N-type mirror at the top branch. Fig. 7.19 shows
that for both positive and negative input current the output current is negative with
magnitude of |i|.
When the input current is positive, the current ﬂows to the N-type current mirror
and gives rise to the voltage at node A which makes Sign high voltage. In the same
way, negative input current sinks current from the input stage P-type current mirror
and the voltage at node A decreases which makes Sign low voltage. It is crucial to
carefully chose the transistor sizes of the NOT gates in order to:
Vth = VA|i=0 (7.15)
where V th is the switching threshold voltage of the NOT gates and VA|i=0 is the
voltage of node A when the input current (i) is zero.
The simulation result showing MSEU performance is illustrated in Fig. 7.20. It
can be seen that the output current is always negative. It means that the current
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Figure 7.18: Sign extractor block
is always sunk from the current source. This is in agreement with the CHK node
structure since the output of MSEU block is connected to a P-type current mirror as
shown in Fig. 7.14.
7.2.2 Magnitude and Sign Combiner Unit (MSCU)
As it can be observed in Fig. 7.14, the outputs of the minimizer and the XNOR gate
are applied to the MSCU. The MSCU block is responsible for combining the sign and
magnitude of the messages obtained in a CHK node. This operation is the fourth
step in determining equation 7.6. At this step, the output of the sign multiplication
unit and magnitude minimizer module are combined. If the multiplication of the
signs is +1 then the output is min(inputs) and if the multiplication of the signs is
-1 then the output is −min(inputs). Therefore, it can be concluded that the output
of the MSCU block is in the form of (−1)Sign.min(inputs). The circuit performing
this operation is shown in Fig. 7.21. Since the output of the minimizer is always
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Figure 7.19: Sign and Magnitude Extractor Unit (MSEU)
positive, then MSCU circuit is designed based on the positive input current. To have
a ﬂawless switching performance, we use complementary MOS switches in the MSCU
design. As it can be seen on the design, a complementary voltage set is applied to the
inputs of the switch. In this circuit, the controlling voltages of the switch are Sign
and Sign. It is obvious that at each time instance, if Sign = 0V then Sign = 1V
and vice versa.
If the result of the sign production is positive, Sign = 0V and Sign = 1V , the
upper switch is ON and the current passes to the output in positive direction while
the lower switch is OFF and no current ﬂows in the lower branch. In the same way,
if the sign production is negative, Sign = 1V and Sign = 0V , the upper switch
is OFF and no current passes through the upper branch. Since the lower switch in
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Figure 7.20: Simulation results for Magnitude and Sign Extractor Unit (MSEU)
ON, therefore all the current i goes to the N-type current mirror. Consequently the
current at the output is in negative direction.
7.2.3 Minimizer
Step three in performing equation 7.6, is determining the minimum of the inputs’
magnitudes. It should be noted that the minimizer circuit is the most complicated
part of a check node. There are a lot of circuits available to carry out the minimizing
operation.
AnalogWinner-Take-All (WTA) circuits act as a maximizer and are used widely in
neural networks. WTAs select the maximum from a set of inputs. The counterpart of
WTA circuits is called Loser-Take-All (LTA). The LTA module chooses the minimum
from a selection of inputs. In fact the functionality of an LTA circuit is the same as a
minimizer. In the literature, minimizers are mostly designed based on WTA circuits.
However there are some independent designs for LTA circuits. There are two types
137
Figure 7.21: Schematic of the Magnitude and Sign Combiner Unit (MSCU)
of WTAs and LTAs: voltage mode and current mode.
In our design, the LLR values are mapped to the currents and the decoder circuit
is designed based on the current mode modules. If a voltage mode LTA is used
then intermediate current to voltage and voltage to current converters are required.
These converters reduce the accuracy of the circuit. Hence, if a current mode LTA
(minimizer) is used the converters are avoided. Moreover, current-mode circuits could
have better bandwidth and dynamic range compared to voltage-mode circuits [87].
Therefore, current mode LTA circuits are preferred in this design.
Fig. 7.22 shows a general architecture of an LTA designed based on a WTA. In this
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design inputs are subtracted from a ﬁxed current (I) and the resultant current (I−Iin)
is fed to the WTA. Therefore, the maximum output corresponds to the minimum Iin.
We can subtract the output of the WTA from I to obtain Iin. In current mode analog
decoders, the LLR values are increased at high SNR. This results in growth in current
magnitude corresponding to the LLR. Therefore, at high SNR, Iin has larger value
and the current I − Iin has a smaller value which makes it sensitive to the mismatch.
Consequently this current cannot be copied perfectly to the output and introduces an
error. Hence, minimizers designed based on the current mode WTAs perform poorly
at higher SNR results in degradation of the error performance of the decoder at high
SNR. This problem aﬀected the error performance of the analog decoder designed
in [28].
Figure 7.22: General architecture of an LTA designed based on a WTA
Based on the above discussion a direct design of the current mode LTAs is more
suitable for our analog decoder circuit. LTA circuits proposed in [88–95] were in-
vestigated thoroughly based on accuracy, speed, stability, chip area and power con-
sumption factors. We have designed the minimizer based on the one proposed in [89].
Modiﬁcations are done mainly based on accuracy, mismatch and stability criteria.
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Figure 7.23: Loser-Take-All (LTA) circuit
Fig. 7.23 shows the LTA (minimizer) used in this design. Its accuracy is improved by
adjusting bias current and transistor sizes. Diode-connected transistor stacks (MS)
are added to the circuit to reduce latency and increase its accuracy by providing
additional paths for current.
The LTA shown in Fig. 7.23 has n input stages and one common stage consisting
of transistors Mo1, Mo1 and the current source Ib. Transistor Mo1 acts as a voltage
controlled current source while the gate of Mo2 controls the source voltage of the
Mo1. On the other hand the gate of Mo2 is connected to Mi2 of the ith stage. In
each stage, Mi2 converts input current to the voltage at its drain. If the current
ii increases, then the drain voltage of Mi2 increases. This results in decreasing the
VSG of the MiB transistor. Therefore MiB enters cut-oﬀ region and no current goes
through this transistor. This scenario is repeated for all MB transistors except the
MB of the minimum input stage. Eventually the current Ib ﬂows completely to the
MB transistor of the minimum stage. Therefore, the the voltage of node U and the
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gate voltage of Mo1 is controlled by the minimum cell. Since the drain and the source
of the transistor Mo1 are almost ﬁxed, therefore increase in the gate voltage of the
transistor results in moving the operation point toward the triode region. We know
that in the triode region the transistor works as a linear voltage controlled current
source, therefore the current of Mo1 is controlled by the voltage of node U which
varies based on the minimum input current.
Basically, the linearity between the input and the output is determined by MB
transistors. Hence, the W
L
ratio of MB transistor should be chosen in order to have
an output as close as possible to the input. On the other hand the step response of
the circuit depends on the size of MB transistors.
Consider a 2-input LTA. Assume that i1 changes from 0A to 1.2μA while i2 =
500nA. The simulation result is shown in Figs. 7.24 and 7.25. It can be observed
that when I1 increases, the gate voltage of M1B increases as well. This decreases
the current passing through M1B. Consequently the share of M2B of the current Ib
increases. When I1=I2, gate voltages of both transistors M1B and M2B are equal.
Further increase in I1 results in controlling the voltage at node U (gate of transistor
Mo1) by M2B.
It has been already discussed that the MS algorithm is an approximation of the SP
algorithm. In both algorithms variable nodes perform summation operation. Hence,
the approximation is done on the check node function. The diﬀerence between the
check node operation in SP algorithm and MS algorithm can be visualized. Figs. 7.26
and 7.27 show the behaviour of check node performing SP algorithm and minimizer
approximation based on minimizer in Fig. 7.23. To have a better understanding, the
error between the performance of digital MS algorithm check node and SP algorithm
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Figure 7.24: 2-input minimizer performance





















Figure 7.26: Behaviour of an ideal check node performing SP algorithm
check node is depicted in Fig. 7.28. Moreover, the error between the analog MS algo-
rithm check node (designed in this thesis ) and SP algorithm check node is illustrated
in Fig. 7.29. It should be noted that the current range of 100nA−1100nA is mapped
to LLR 0− 20. In other words, each LLR is represented by 50nA. It can be observed
that the maximum error when a digital MS algorithm CHK node is used is around
0.7 and the error when the analog MS algorithm CHK node is used is also around
0.7. On the other hand, the error surface shows that at high LLRs corresponding to
higher currents the error for all inputs are a little bit more. We believe that this will
not cause any problem in the decoder performance since it has been shown in Chapter
5 that even if the LLR is saturated to 10, still the error performance is acceptable.
If VDD is increased this problem will be solved but error at low LLRs are higher. It
is not desirable to add error at low LLR since the reliability of messages is much less








































































Figure 7.29: Error between an SP algorithm check node and analog MS algorithm
check node
High degree minimizers
As shown in Fig. 7.14, eight 7-input minimizers are required to implement a check
node. To implement 7-input minimizers diﬀerent design strategies are considered.
Five diﬀerent circuits have been designed to perform minimizing operation. These
designs are summarized as:
• Design 1: 7-input minimizer circuit designed directly based on the minimizer
shown in Fig.7.23.
• Design 2: 7-input minimizer designed by cascading 2-input minimizers.
• Design 3: 7-input minimizer designed by cascading 4-input and 2-input mini-
mizers.
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Minimizer design Transient Response Frequency Response
Imin = 500nA Imin = 100nA f−3dB f−3dB
Design number Tr Tf Tr Tf @ 500nA @ 1uA
Design 1 138ns 141ns 246ns 136ns 80MHz 105MHz
Design 2 72ns 73ns 147ns 89ns 28.8MHz 31.19MHz
Design 3 84ns 71ns 194ns 100ns 97MHz 128MHz
Design 4 62ns 63ns 114ns 100ns 87MHz 107MHz
Table 7.2: Comparison of transient responses and frequency responses of the designed
minimizer circuits
Design number Dissipated Current Power Consumption Estimated Gate Area
(μW ) (μm2)
Design 1 30.76μA - 94.09μA 36.91-112.9 565.965
Design 2 67.36μA - 109.82μA 80.88-131.79 557.8
Design 3 75.68μA - 120.48μA 90.82-144.57 613.15
Design 4 64.7μA - 114.46μA 77.64-137.35 649.78
Table 7.3: Comparison of dissipated current, power consumption and estimated gate
area, when inputs changes from 0−1.2μA in the designed minimizer circuits
• Design 4: 7-input minimizer designed by cascading 5-input and 3-input mini-
mizers.
As mentioned before, current mirrors are required to reuse intermediate current
mode signals. Comparison between the designed minimizers are performed based on
some important criteria such as mismatch, −3dB cut-oﬀ frequency, delay, accuracy,
area and power consumption. Results of these comparisons are summarized in Tables
7.2-7.4 . Simulation results have shown that the accuracy of the direct design is the
most promising one. In this work, direct design for 7-input minimizer is used based
on accuracy comparison and simulation results are summarized in Tables 7.2-7.4.
The check node proposed in Fig. 7.14 has been simulated using diﬀerent input
scenarios. Some of the step response simulation results are summarized in table 7.5.
Two snapshots of transient simulations are shown in Figs. 7.30 and 7.31. Fig. 7.32
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Design number Mismatch Estimated Energy
ΔI
I
for the worst case σnorm =
σ
AV G
eﬃciency / CHK node
Design 1 13.06% 5.4% 1.02 pJ/b
Design 2 24.47% 9.88% 1.54 pJ/b
Design 3 18.45% 6.85% 1.4 pJ/b
Design 4 18.9% 7.64% 1.13 pJ/b
Table 7.4: Comparison of mismatch, energy eﬃciency/each check node and accuracy
in the designed minimizer circuits
shows the performance of the check node when one input changes from −1.2μA to
1.2μA while the other input is 500nA and the rest of the inputs are at 1.3μA. It
can be observed that there is a distortion around 0A. When Imin = 0A the output
is −64nA which is close to 1 LLR. To resolve this issue a current source of 100nA is
added at the input of LTA and subtracted at the output of LTA. Simulation result
is shown in Fig. 7.33. When the number of inputs increases, the delay of the step
response increases due to loading capacitors. Moreover the 1:7 current mirrors used
in check node structure (Fig.7.14) increases the delay.
Mismatch analysis has been performed on the check node module. In this sim-
ulation 100 samples of the output current are obtained using Monte Carlo analysis
while one of the inputs changing from −1.2μA to 1.2μA and the rest of inputs are
1.3μA. The results of mismatch analysis is presented in table 7.6. Moreover, Fig.
7.34 shows the output current with the ideal case (no mismatch), average of all 100-




Imin : 0 → 200nA Imin : 200nA → 400nA Imin : −200nA → 200nA I : 200nA → 700nA, Imin = 400nA
Tr Tf Tr Tf Tr Tf Tr Tf
180ns 160ns 112 ns 129ns 143ns 110ns 88ns 100ns
Table 7.5: Step response simulation results for check node proposed in Fig. 7.14 while
Tr and Tf are representing the rise time and fall time, respectively.
Figure 7.30: Step response of the check node when the minimum input changes from
200nA to 400nA.
Figure 7.31: Step response of the check node including the input current mirrors and
estimation of wiring cap when one of the inputs changes from 200nA to
700nA while the other input is 400nA.
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Figure 7.32: Performance of the check node when one input changes from −1.2μA to
1.2μA while the other input is 500nA
Figure 7.33: Performance of the modiﬁed check node when one input changes from





for the worst case
σnorm =
σ
AV G(over 100 iterations)
26.5% 10.45%
Table 7.6: Mismatch simulation results for check node module.
























Figure 7.34: Mismatch analysis for the check node
Early Termination Signal
In some cases at higher SNR, decoding can be concluded before the maximum settling
time is reached. A unique feature of this analog decoder is the generation of an
Early Termination Signal raised if all parity-check equations are satisﬁed allowing
a decoding decision to be made before Td has elapsed. This signal can be used
to shut-down the analog decoder circuit until new LLRs are arrived. This leads to a
reduction in power consumption. Moreover, ETS gives us the opportunity to measure
the decoding time.
If all parity check nodes are satisﬁed then the codeword is successfully decoded.
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A parity check equation is satisﬁed when the XOR of all the digital received messages
of that particular check node is zero. Therefore, the extracted signs of the analog
received messages (currents) are applied to an 8-input XOR gate to test the parity
check satisfaction. Eventually, the output of all the 45 XORs are passed to a 45-input
OR gate. If the result of this OR gate is zero then all the parity check equations are
satisﬁed and Early Termination Signal (ETS) goes high. This signal is passed to an
oﬀ-chip module for further processing through the ETS pin. The 8-input XOR gate
is designed in the same way as depicted in Fig. 7.16. The OR gate is implemented
using fourteen 4-input, one 3-input and one 2-input OR gates.
7.3 Conclusion
In this chapter the analog processor performing decoding on a (120,75) TS-LDPC
code is proposed and designed which is one of the largest analog decoders. This
analog decoder is designed based on the Tanner graph of (120,75) TS-LDPC decoders.
The Tanner graph is comprised of 120 variable nodes and 45 check nodes which are
connected through the edges based on the parity check matrix of the code. The
edges which connect VA nodes to CHK nodes are Bi-directional connections and are
implemented using two separate wires.
The decoder starts decoding by receiving channel outputs and calculating LLR
values. The proposed analog decoder is designed based on the current mode modules.
Therefore, LLR values are mapped to analog currents through a mapping scheme.
The design of VA nodes and CHK nodes are proposed and designed in this chapter.
The VA node and CHK node modules are modiﬁed based on required accuracy, speed,
power consumption and chip area. In order to control the decoding time switches are
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provided at the inputs of VA nodes and CHK nodes. These switches are also used to
reset the decoder’s modules at the beginning of each decoding cycle. If the decoder
reaches to a decision before the decoding time is passed, Early Termination Signal is
activated.
Base on the design proposed in this chapter, the analog decoder chip has been
implemented. The fabricated chip has been tested and measurement results are dis-
cussed in the next chapter.
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Chapter 8
Measurement Results of TS-LDPC
Analog Decoder Chip
In this chapter the fabricated analog decoder chip is presented. This analog decoder
is implemented using TSMC 90nm technology provided by CMC Microsystems. We
have tested the chip using a Teradyne Flex tester available at the CMC Mixed-Signal
Laboratory.
In this chapter we brieﬂy introduce the tester’s equipment and capabilities. The
designed test board is also presented. Measurement results are provided and com-
parison between simulation and measurement results are shown. Finally, this work is
compared with existing analog decoders and some of their digital counterparts.
8.1 Teradyne Flex Tester
The Teradyne Flex tester gives us the opportunity to combine test resources for
digital, analog and RF circuits. However, in this work we focus on digital and analog
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resources as required in our test procedure. The tester utilizes diﬀerent modules each
responsible to provide one type of signalling. In this thesis, we use the following
instruments of the Teradyne Flex tester.
DC30: This device provides voltage and current sources in the DC domain. This
module is also capable of measuring the DC voltages. There are 20 voltage
and current channels in total. Each channel provides upto 30V of voltage and
100mA of current. If more current is required the channels can be programmed
to support 10V of voltage and upto 200mA of current.
HSD200: This module provides High Speed Digital signals. In total, there are 96
channels available in this instrument. The digital voltages can change from -1V
to +6V. Four of these channels can be used for high voltage signals from 0V
to 20V. The time resolution for each channel is 40ns. It should be mentioned
that the HSD200 module is not a high frequency instrument and the minimum
allowable period T is 100ns.
The above-mentioned instruments are controlled by IG-XL software which consists
of Microsoft Excel and the VBT (Visual Basic for Test) module. The test procedure
is deﬁned in the VBT module while IG-XL works as the interactive environment.
Test ﬂow is deﬁned in IG-XL software based on the procedure determined in the
VBT module. The pin type (pin map) is introduced in IG-XL software. Each pin
is mapped to one of the tester channels through IG-XL software. DC values are
deﬁned in the VBT module, while voltage levels for digital signals are described in
IG-XL software. Timing of digital signals are speciﬁed in IG-XL software, as well.
For generation of each signal, timing should be deﬁned in the IG-XL software. If the
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value of a signal is set to 1 then a voltage is produced based on the level and the
timing set. The following information is speciﬁed in the time set:
Period: The period of the signal should be deﬁned even if the signal is not periodic.





Data edge: Deﬁnes the positive edge of signal.
Return edge: Deﬁnes the negative edge of signal.
oﬀ: Deﬁnes the end time of one period.
Mode: If the signal is an output signal, then the mode is ”edge” otherwise it is ”oﬀ”.
Open: Deﬁnes the edge of comparison for the output signals.
Example of a periodic, non-periodic and output signal (sampled at the deﬁned edge)
is illustrated in Fig. 8.1. If the value of a signal is set to be 1, then the output of
that particular channel follows one of the waveforms depicted in Fig. 8.1 according to
the signal deﬁnition, otherwise the output is 0V. All the values of the pins are stored
in a ﬁle known as the pattern ﬁle. The tester generates signals based on the values
deﬁned in the pattern ﬁle the the waveform deﬁned in the time set.
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Figure 8.1: Exmaple describing timing speciﬁcation of diﬀerent signals in Teradyne
Flex tester
8.2 Test Board
To ease the testing and assembly on the Printed Circuit Board (PCB), the fabricated
decoder chip was packed using Quad Flat Package CQFP-44 pins. This allows us to
easily test diﬀerent copies of the chip. All required DC and AC signals are provided
by the Teradyne Flex tester. Due to the tester limitation in sourcing nano-ampere
range currents, two external current sources are used to provide Iref and Iadj. To
use diﬀerent chip samples on a single PCB, a socket is used to host the chip. The
schematic of the test bench is presented in Fig. 8.2. The PCB is mounted to the
tester using two SQW-150 connectors. These are two 100 pins connectors that are
used to transfer the signals from the tester to the chip. The coupling capacitors are
placed between the voltage source and ground to keep the voltages more constant.
Line terminator resistors are provided at the signal routes.
In this design, Kelvin connection is used to receive the desired DC voltage at each
pin. The Kelvin connection methodology is diﬀerent from the conventional routing
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scheme but results in improved testing. Conventional and Kelvin connections are
shown in Fig. 8.3. In the conventional connection, parasitic resistor introduced by
the routing results in deviation from the desired voltage supply. In Fig. 8.3(b) Kelvin
connection is presented. Two sensing connections are used to measure the voltage
while they are in high impedance mode. Therefore, no current is following on these
paths and voltage drop due to parasitic elements is zero. The voltage at VDD pin of
the DUT (Device Under the Test) is measured accurately by the tester. Based on the
measured voltage, the tester adjusts its supply voltage to get the desired value. The
crossing of the force and sense lines should be as close as possible to the DUT.
8.3 Timing Scheme of the Decoder Chip
As mentioned in Chapter 7, LLR information is required in order to start the decoding
procedure. For each Signal-to-Noise Ratio, Analog LLR values are calculated using
Matlab software and their magnitude is clipped to 7. Each LLR value represented by
5-bit quantization and the sign of the LLR values is stored in the 6th bit. Therefore,
720 bits are produced for each codeword utilizing Matlab software. Values used in the
pattern ﬁle to specify the controlling signals such as clock pulses, loading signals and
signals controlling the switches are generated by Matlab software, as well. All values
are written to a text ﬁle which is converted to a pattern ﬁle by the Tester. The tester
executes the pattern ﬁle values line by line. During execution of each line, based on
the values of the parameters and the deﬁned waveform, signals are generated.
In addition to LLR bits, the following six controlling signals are generated:
• clk-Serial-in
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Figure 8.2: Test bench schematic
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Three following timing scenarios can be performed on the decoder chip.
Scenario 1
In this scenario the LLR bits are transferred to the chip serially. Therefore, 720 clock
pulses are required to save the LLR values to the input stage memory. Based on the
speciﬁcations provided by socket manufacturer and CMC recommendation, 10MHz
is the maximum frequency at which the socket works reliably. This means that the
period of each clock pulse is 100ns. Consequently, to store 720 bits in the memory
block 72μs is required. In the same way, 120 × 100ns = 12μs is needed to transfer
the estimated codeword (ĉ) to the output module. Timing diagram for the scenario
1 is depicted in Fig. 8.4.
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Figure 8.4: Timing diagram for scenario 1 that LLR bits are loaded into the chip
serially.
Scenario 2
In this case, LLR bits are sent to the chip in a semi-serial mode. That is, 720 bits are
split into six 120-bit blocks. Each 120-bit block is sent to one of the six Bit-stream
pins as described in Section 6.1. This results in shorter loading time. The timing
diagram describing this scenario is shown in Fig. 8.5. It can be seen that the decoding
throughput increases signiﬁcantly. In order to utilize the decoder chip in semi-serial
mode, Data-in-Mode signal should be grounded.
Scenario 3
In this scenario, the decoder chip performs three diﬀerent tasks simultaneously. At
time interval n, the chip loads LLR bits LLR−Bitsn < 0 : 719 > while decoding the
codeword received at time interval n − 1 and transmitting the estimated codeword
which was received at time interval n− 2 (ĉn−2) to the oﬀ-chip module. In this case,
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Figure 8.5: Timing diagram for the case that LLR bits are loaded into the chip semi-
serially.
the decoder is set to work in semi-serial mode. Using this decoding scheme, the chip
can be used as a roughly real-time decoder if the delay of two codewords is neglected.
The timing diagram of the high speed decoding scenario (scenario 3) is presented in
Fig. 8.6.
Some of the generated control signals are shown in Figs. 8.7-8.12. In these ex-
amples the clock pulse with period of 10μs is considered. Scenario 1 is assumed in
presenting these signals.
8.4 The Fabricated (120,75) TS-LDPC Analog De-
coder Chip
The described analog decoder scheme has been implemented and fabricated using
TSMC 90nm technology. The die micrograph of the (120,75) TS-LDPC analog CMOS
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Figure 8.6: Timing diagram for the scenario 3
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Figure 8.7: clk-Serial-in and clk-Latch-Data-in signals are presented.
Figure 8.8: clk-Latch-Data-in and VSW signals are presented.
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Figure 8.9: VSW and clk-load-Ro1 signals are presented.
Figure 8.10: clk-Ro2 signal is presented.
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Figure 8.11: clk-load-Ro1 and clk-Ro2 signals are presented.
Figure 8.12: Latch-mode-Ro2 and clk-Ro2 signals are presented.
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Figure 8.13: The die micrograph of the (120, 75) TS-LDPC analog CMOS decoder.
decoder is shown in Fig. 8.15. The constituting blocks of the decoder and their loca-
tions are illustrated on the die micrograph. The chip occupies 1.8×1.8 = 3.24mm2 of
die area while analog decoder core uses 1.379mm2. Ignoring regions void of circuitry,
the total area of DACs, VA nodes and CHK nodes is only 0.75mm2. It is worth
mentioning again that in this work, digital circuitry uses 1.2V while analog circuitry
use 1.1V and 0.85V supplies. The reference current required for DACs is provided by
an oﬀ-chip current source. Fig. 8.14 shows the test set-up while Fig. 8.13 depicts the
decoder chip resting on the socket.
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Figure 8.14: Teradyne Flex tester while the (120,75) TS-LDPC analog decoder IC is
under test.
Figure 8.15: Snapshot of the (120,75) TS-LDPC analog decoder IC in the CQFP-44
pin package.
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8.5 Chip Measurement Results and Discussion
The fabricated (120,75) TS-LDPC decoder is tested. The measurement results are
presented in this section. In the testing process, using Matlab software, information
bits are generated randomly and passed to the (120,75) TS-LDPC encoder. The code-
word is modulated using BPSK modulation scheme where bits 0 and 1 are mapped
to 1 and -1, respectively. The generated signals are sent through the AWGN channel.
In the channel the random noise with a particular SNR is added to signals. At the re-
ceiver, the channel outputs are received and LLR values are produced using equation
(3.10). The LLR values are quantized and fed into the chip through the tester.
Along with the LLR bits the generated signals in Figs. 8.7-8.12 are applied to
the decoder chip. The chip is tested using two diﬀerent procedures. In the ﬁrst
method, the outputs of the decoder (Serial-data-out and Early Termination Signal)
are visualized using the tester associated software. In this method, 720-bit LLR block
is sent to the chip. The tester converts the two binary outputs of the chip to decimal
base format and plots the resultant value. In the decimal scheme, Serial-data-out is b0
(LSB) and Early Termination Signal is b1 (MSB). The output waveform is saved and
the decimal values are converted to binary format. Then Serial-data-out is compared
to the codeword and the estimated information bits are extracted and compared to
the information bits. The required decoding time is observed by looking at the Early
Termination Signal. This gives us a good estimate on the decoding time. Fig. 8.16
shows a snapshot of the tester output visualizing the chip’s outputs. This method of
chip testing is not practical for medium to high SNR at which the number of required
bits (blocks of codewords) is high for evaluation of BER.
To measure the BER of the decoder chip at a particular SNR, a 720-bit block
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Figure 8.16: Snapshot of the decimal based decoder chip’s output illustrating Early
Termination Signal and Serial-data-out.
of LLR bits associated to each codeword is generated by Matlab as described in the
above-mentioned paragraphs. These blocks along with the original codeword are fed
to the tester. The tester compares the Serial-data-out (ĉ) with the original codeword
(c) and the number of errors are generated. This method gives us the opportunity to
test the decoder chip with high number of codewords.
The values for the DAC reference current (Iref ) and the check nodes’ correction
current (Iadj) are deﬁned in Chapters 6 and 7 based on the circuit simulations. In
order to obtain the optimal Iref and Iadj currents, the chip was tested using diﬀerent
current values. The measurement results are presented in Fig. 8.17. It can be
observed that for Iadj = 0A, the BER performance at low SNR degrades while with
Iadj = 100nA the measured BER is comparable with simulation at low SNR. At high
SNR, the error performance is slightly better than the case of Iadj = 100nA. The
minimizer output is saturated at current of 1200nA. By adding the correction current
we boost the currents associated with very low LLRs. This increases the speed and
accuracy at low LLR values while at high LLR values this results in faster saturation
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of the minimizer’s output. Hence, eliminating the correction current contributes to a
better error rate performance at high SNR. Further increase in Iadj does not improve
the BER performance while it adds to the chip overall power consumption.
Translating LLR bits to analog currents is one of the crucial steps of an analog de-
coder chip testing. Therefore, the optimal value for the DAC reference current should
be obtained. Simulation results show that increasing the reference current Iref from
its nominal value (140nA) to 200nA does not further improve the error performance
at low SNR. By decreasing the Iref , the resolution of the currents representing LLR
is decreased and the error performance degrades at low SNR. On the other hand, at
high SNR the error performance improves. Decreasing the reference current results in
smaller currents at high SNR. This delays the saturation of the minimizer’s output.
Consequently, a more accurate output is obtained at the check node which contributes
to better error performance.
Based on the above discussion, there is a trade-oﬀ in choosing the Iref and Iadj.
Targeting low and medium SNR, Iref = 140nA and Iadj = 100nA are good choices.
If the decoder is working mainly at SNR of 5 and more, then Iref = 100nA and
elimination of Iadj is suggested. In this work, we choose the nominal values of 140nA
for Iref and 100nA for Iadj.
The decoding time Td is one of the most critical parameters in every decoder
module. It is well known that, the longer decoding time, the better error performance.
In this decoder chip, the decoding time is enforced by VSW controlling signal. The
decoding time has been changed from Td = 15μs to Td = 100ns. The measurement
results are presented in Fig. 8.18. It is observed that for Td = 15μs the measured
BER competes with the software simulation result. At high SNR, the measured
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Figure 8.17: The chip measurement results with diﬀerent Iref and Iadj currents
BER slightly outperforms the simulation results. In Matlab software simulations no
clipping is imposed on the LLR values while during the chip testing LLR values are
clipped. The slight superiority of the measured BER compared to simulated BER is
due to the eﬀect of clipping. The clipping bounds the overconﬁdent reliabilities at the
output of the check nodes. This improves the error performance of MS algorithm [22].
When the decoding time reduces to 1μs, the error performance is slightly degraded
especially at low SNR. Fig. 8.18 shows the direct relationship of the error performance
and the decoding time. It is illustrated that for Td = 500ns, the measured BER diﬀers
by 0.1dB at BER of 10−5 from the software simulated decoder. This diﬀerence is 0.2dB
when Td is reduced to 100ns. The measurement results depict that the fabricated
chip works very close to software simulations.
As mentioned before, the Early Termination Signal is the sign of deciding on the
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Figure 8.18: Comparison of the chip measurements with diﬀerent decoding times and
Matlab simulation results
codeword. Fig. 8.19 show the Early Termination Signal and VSW at low SNR. The
ﬁgure depicts that the decoder comes to the decision at 400ns. The magnitude of the
Early Termination Signal is small since the line was heavily loaded. The ETS was
used to measure the required decoding time. The average required decoding time is
illustrated in Fig. 8.20. At SNR of 0dB-2dB, the decoding time is not observed since
the decoder cannot estimate the codeword truly.
The decoder chip proposed in this work utilizes three diﬀerent voltage sources,
VDD, VDD−MSEU and VDD−D. VDD and VDD−MSEU provide necessary voltages to the
analog circuitry while VDD−D is the voltage used in the digital circuity. The average
measured power consumption at the analog circuitry is 13mW . The energy eﬃciency
of analog decoders are deﬁned as,
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Figure 8.19: Snapshot showing Vsw and Early Termination Signal at low SNR. The
Early Termination line is heavily loaded.




K × Td (8.1)
where P , K and Td are power consumption, number of information bits and decoding
time, respectively.
In this work, the chip is tested in scenario 1 where LLR bits are loaded before
decoding takes place. The chip is tested with diﬀerent decoding times Td. It is shown
that the higher Td, the better error performance. Increasing Td results in higher
energy eﬃciency. Various throughputs and energy eﬃciencies of the chip have been
tested.
Information throughput performance is based on the measured decoding time, as-
suming consecutive codewords could be decoded each Td. For Td = 1μs, the through-
put of the chip is 75MHz and the energy eﬃciency is 0.173nJ/b. The measurement
results showed that the error performance of the chip is acceptable when the decod-
ing time is 100ns which is the shortest measurable decoding time. This implies a
maximum measurable information throughput of 750Mb/s and a minimum energy
eﬃciency of 17pJ/b.
8.6 Comparison Between the Analog Decoders
In this section, the proposed and fabricated analog decoder is compared with some
analog and most recent digital decoders. Table 8.1 summarizes the comparison. Com-
parison between the proposed analog decoder and digital decoders show that the
TS-LDPC analog decoder is the only analog decoder that competes with the digi-
tal decoders from error performance point of view. This work yields slightly better
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eﬃciency than the digital decoders albeit operating on a shorter codeword. It has
a small die area. However, the die area can be further reduced signiﬁcantly with a
careful interconnection scheme. The throughput of the proposed analog decoder is
higher than the throughput of the decoder proposed in [96] at 5.5dB. Though, the
lower throughput of the analog decoder compared to the rest of the digital decoders
can be justiﬁed by the shorter length of the codeword.
Table 8.1 shows that the proposed analog decoder deals with one of the longest
length code that has ever been implemented. The energy eﬃciency of the TS-LDPC
decoder is superior compared to the rest of the analog decoders. The information
throughput of this decoder is higher than the rest of the analog decoders by a great
factor. Among the analog decoders, the TS-LDPC decoder has the best error per-
formance with BER of almost identical to theory. Therefore, the proposed ana-
log decoder is superior to all of the analog decoders in terms of error performance,
throughput and energy eﬃciency.
Type
Author Code
CMOS Core Area Power Throughput Energy SNR loss





518 @ 4dB 2440 0.156 @4dB
–
et al. [96] (660,480) 1.2V, 0.6V 398 @ 5.5dB 480 0.12 @5.5dB
Zhang RS-LDPC 65 nm
6.67 144 6670 0.0215 0.2
et al. [97] (2048, 1720) 0.7V
Chen LDPC-CC 90 nm
2.24 284 2370 0.024 ≈ 0




Gaudet Turbo code 0.35μm
1.32 185 13.3 13.9 1.5





Winstead Trellis Graph 0.18μm 0.002 0.15 3.7 0.04 1
et al. [30] Factor Graph 1.8V 0.02 0.087 3.7 0.22 1
Hemati LDPC 0.18μm
0.57 5 6 0.83 2
et al. [28] (32,8) 1.8V
Vogrig Turbo 0.35μm
4.1 6.8 2 3.4 1


















(120,75) 1.2V, 1.1V, 0.85V (core)
Table 8.1: Compasion table of recent analog and digital decoders
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8.7 Conclusion
In this chapter, the test procedure for the decoder chip proposed in Chapter 7 was
presented. The decoder chip was tested using Teradyne Flex tester available at CMC
Mixed-Signal at the Advanced Mixed Signal Systems Laboratory. During the testing,
DC and digital high speed signals provided by the tester were utilized. The methods
to generate the required signals were brieﬂy discussed.
It was shown that the decoder can be used in three diﬀerent decoding scenarios.
In the ﬁrst method, LLR bits are serially loaded to the chip memory and decoding is
started. At the end of the decoding cycle the estimated codeword is captured at the
output register and transferred to the oﬀ-chip module. In the second scenario, LLR
bits are loaded in to the memory using semi-serial mode. This method increases the
loading speed by factor of 6. In the third scenario at time instance n, LLR bits are
transferred to the chip, while the chip is performing the decoding procedure on the
code received at n − 1 and sending the estimated codeword of n − 2 to the oﬀ-chip
module. In this work, the analog decoder was tested using the ﬁrst decoding scenario.
The chip measurement results were illustrated in this chapter. It has been shown
that the error performance of the decoder chip is almost identical to the simulation
(theory) results. It was shown that the proposed analog decoder is one of the largest
length code analog decoder which has been implemented to the date. Moreover, the
comparison table depicts that the proposed analog decoder is superior than the rest
of analog decoders in the sense of error performance, energy eﬃciency, throughput
and chip area. Therefore, a new state-of-the-art is set for the analog decoding. This
work was compared with the most recent digital decoders as well.
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Chapter 9
Conclusion and Future Work
In this thesis, we considered a class of structured regular LDPC codes, called Turbo-
structured LDPC (TS-LDPC) codes. This class of LDPC codes can be designed with
any arbitrary desired column weight, row weight and girth. It has been discussed that
the TS-LDPC codes can be designed to have a large girth which is a crucial parameter
in designing LDPC codes. Large girths result in more eﬃcient iterative decoding and
guarantee large minimum Hamming distance (dmin) between the codewords which
leads to lower error ﬂoor at high SNR. The Parity check matrix of TS-LDPC codes
can be constructed from a much smaller shift matrix S. Lu showed that TS-LDPC
codes outperform the randomly generated LDPC codes at high SNR. Moreover, it
has been presented that TS-LDPC codes have much lower error ﬂoor compared to
randomly generated LDPC codes. Therefore, TS-LDPC codes are good candidates
to be adopted in most communication applications.
The channel decoders are generally implemented using digital circuitry. Recently,
implementation of analog decoders has been targeted as a research direction by many
VLSI research groups. It has been argued that analog decoders are preferred in many
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communication systems due to their higher speed, lower power dissipation and smaller
chip area compared to their digital counterparts.
Iterative decoding algorithms such as Sum-Product and Min-Sum algorithms are
implemented by analog circuitry. Since Min-Sum algorithms have low complexity in
the implementation of analog decoders, Min-Sum and Min-Sum with correction factor
algorithms have been reviewed and adapted with TS-LDPC codes. Three diﬀerent
iterative decoding schemes, Sum-Product, Min-Sum and Min-Sum with correction
factor, have been used to evaluate the error performance of the TS-LDPC codes.
Simulation results have shown that the error performance of the Min-Sum algorithm
is comparable with the Sum-Product algorithm, for the same block length. Moreover,
the superior error ﬂoor of TS-LDPC codes is preserved when decoded using Min-
Sum algorithm. Therefore, Min-Sum algorithm was utilized in the TS-LDPC analog
decoder in this thesis.
It was assumed that there is a one to one relationship between the required number
of iterations and continuous settling time in analog decoders. We have shown that
the required number of iterations for the decoder using MS algorithm is comparable
with the SP-based decoder. However, at higher SNR the number of iterations for
MS algorithms and SP algorithm were the same. To test the suitability of the MS-
based TS-LDPC decoder, some analog impairments such as mismatch, oﬀset and
noise were added to the decoder. Simulation results showed that degradation of the
error performance of TSLDPC codes due to the analog impairments is negligible. It
was depicted that the TS-LDPC MS-based decoder is tolerable to 20% ﬂuctuation in
the output of the variable and check node blocks [23].
In this thesis, the architecture and structure of the decoder chip was proposed.
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It was illustrated that the decoder chip consists of one analog decoder heart and
two digital input and output stage blocks. The input stage unit is responsible for
converting 720 LLR bits and convert the digital LLR values to analog current signals.
The output stage block captures the estimated codeword and sends it to the oﬀ-chip
module.
The analog decoder block is the analog heart of the decoder. It receives the
current mode LLR values and starts the decoding procedure based on the Min-Sum
algorithm. After the decoding time Td passes, the estimated codeword is ready to
be captured by the output stage block. If the decoding is concluded before Td has
been elapsed, the decoder activates an Early Termination Signal. This signal can be
used to measure the actual decoding time. Moreover, the Early Termination Signal
can be used to shut down the analog decoder module to reduce the average power
consumption.
The fabricated MS-based TS-LDPC analog decoder was tested using Teradyne
Flex Tester. The control signals were generated by the tester and LLR bits were
produced by Matlab software and fed to the tester. Tester was sending all control
signals and LLR bits to the chip under the test simultaneously.
The measurement results showed that the error performance of the decoder chip
is almost identical to the simulation (theory) results. The decoder chip was compared
to digital and analog decoders. It was argued that the proposed decoder competes
with digital decoders from error performance point of view. On the other hand, the
analog decoder yields slightly better eﬃciency than digital decoders albeit operating
on a shorter codeword.
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The proposed analog decoder was compared with previously implemented de-
coders. The proposed analog decoder is one of the longest length code analog decoder
that has ever been implemented. It has been shown that the decoder proposed in this
work is superior to all of the analog decoders in terms of error performance, through-
put and energy eﬃciency. This sets a new state-of-the-art for analog decoding.
9.1 Future Work
This dissertation is concluded by proposing some possible future work. It should be
noted that the suggested future work is not limited to the following ideas.
• Due to the tester limitations some features of the chip did not tested.
– More measurements can be done on the decoder chip to test the decod-
ing settling times of less than 100ns and the possibility of having higher
throughputs.
– The error ﬂoor of the decoder chip can be reached and presented.
– The decoder chip can be decoded using the third decoding scenario (high
speed decoding scenario) outlined in Section 8.3.
• This decoder can be redesigned to decode larger length codes.
• The throughput of analog decoders is increased by a factor of 57 in this work.
However, to compete with digital decoders, the throughput needs to be further
increased. It was discussed that the delay in the check node module contributes
to the overall delay and consequently to the throughput of the chip. Therefore,
to increase the decoder throughput, the delay in the check node module can be
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decreased. This can be done by moving to a fabrication technology less than
90nm or redesigning the check node module.
• Routing scheme is another factor that contributes to the die area as well as the
overall delay. A more careful interconnection scheme can be used in implemen-
tation of future decoder chips.
• One of the analog decoder features is reconﬁgurability. This can be another
interesting speciﬁcation of the future chip. A reconﬁgurable TS-LDPC analog
decoder chip is capable of decoding diﬀerent TS-LDPC codes with diﬀerent H
matrices. It is possible to connect the variable nodes to the check nodes through
the switches. Based on the TS-LDPC parity check matrix, the switches can be
turned on and oﬀ.
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